

Architecture and other information regarding the model



ALU Design



Control Unit Block Diagram

Main Decoder


Instruction	Op	RegWrite	ImmSrc	ALUSrc	MemWrite	ResultSrc	Branch	ALUOp
1w	0000011	1	00	1	0	1	0	00
SW	0100011	0	01	1	1	X	0	00
R-type	0110011	1	XX	0	0	0	0	10
beq	1100011	0	10	0	0	Х	1	01

ALU Decoder

ALUOp	funct3	{op[5],funct7[5] }	ALUControl	Instruction
00	X	X	000(add)	1w,sw
01	X	X	001(subtract)	beq
10	000	00,01,10	000(add)	add
	000	11	001(subtract)	sub

010	х	101(set less than)	slt
110	X	011(or)	or
111	X	010(and)	and

Instruction format of R type instructions



Example

Address	Instruction	Type	Fields			Mad	chine Language			
			funct7	rs2	rs1	f3	rd	ор		
0x1008	or x4, x5,	x6 R	0000000	00110	00101	110	00100	0110011	0062E233	

Instruction format of I type instructions



Example


Address	Instruction	Type		Fiel	Machine Language			
0×1000 L7	: lw x6, -4(x9) I	imm _{11:0} 1111111111100	rs1 01001	f3 010	rd 00110	op 0000011	FFC4A303

Instruction format of S type instructions

31:25	24:20	19:15	14:12	11:7	6:0	
imm _{11:5}	rs2	rs1	funct3	imm _{4:0}	op	S-Type

Example

Address	Instruction	Type	Fields		Machine Language			
			$imm_{11:5}$ rs2	rs1	f3	$imm_{4:0}$	op	
0x1004	sw x6, 8(x9)	S	0000000 0011	0 01001	010	01000	0100011	0064A423



Complete Architecture of RISC V Processor