

ECE3030_Hw1

Tuesday, January 28, 2025 9:31 AM



ECE3030_H...

RUDRA GOEL - 903897740

ECE 3030: Physical Foundations of Computer Engineering
Spring 2025
Homework 1—Total points 200
Due on Thursday 1/30/2025 at 11:59am.

Q1 The following figure shows how the microprocessor clock frequency evolved over the last four decades. Note that clock frequency stopped increasing after 2005. Explain why. [40 pts]





Figure 1: Ref: Andrew Danowitz et al. CPU DB: recording microprocessor history. In: Communications of the ACM 55.4 (2012), pp. 55-63.

From ACM 55.4 CPU DB: Recording microprocessor history.
Processor frequencies have stagnated since ~2005 because it is more efficient to design machines to do more work per pipeline stage, rather than reduce the length of each stage by reducing the clock period despite improved gate design & transistor technology. "Short-fat" machines consume more energy and it is advantageous to pipeline more instructions in one stage rather than increase f_0 for faster, more energy-consuming processes.

Q2 The Moore's law is an observation that the number of transistors per square area of a state-of-the-art microprocessor chip doubles approximately every two years. This has remained valid since early 1970s till now. How is that achieved while the size of the chip has remained almost the same? Why is it advantageous? [30 pts]



→ Transistor technology has improved dramatically with the size of the FET's threshold to reduce with the transition from MOSFETs (~15nm) to FinFET technology (<5nm), the area of transistors where a process can increase while still retaining the overall chip size.

→ By reducing the size of the transistors, the operating voltage for the FETs also decrease with lower voltages to enable operating states, the overall energy consumption also decreases.




Figure 2: Ref: <https://www.elektormagazine.com/articles/moores-law>

Q3 What is the largest transistor count in a microprocessor? [Apple A14 Bionic chipset in iPhone 12 has ~11.8 billion transistors. There are other chips with higher transistor counts.] [30 pts]

→ as of June 2023, highest is in Apple M2 Ultra SoC ~ 134 billion transistors (microprocessor)

→ micro NAND-V Flash memory containing 5.3 trillion transistors

2

Q4 Figure 3 shows the cross-section of an Intel Broadwell chip (2014). Clearly identify different classes materials in this cross-section. How many layers of metal are there in this chip as visible in this cross-sectional image? [20 pts]




Figure 3: Image source: Extremetech

Q5 Starting with the Ohm's law derive the equation $v = \mu E$. All variables carry their usual meanings. Explicitly state the meaning of all variables used in the derivation. [20 pts]


Q6 Show that $\sigma = \frac{nq^2\tau}{m}$. All variables carry their usual meanings. Explicitly state the meaning of all variables used in the derivation. [20 pts]

Q7 The mobility and carrier density of Al are $1.2 \times 10^{-3} \text{ m}^2/\text{Vs}$ and $1.98 \times 10^{29} \text{ m}^{-3}$, respectively. The mobility and carrier density of Cu are $4.32 \times 10^{-3} \text{ m}^2/\text{Vs}$ and $8.5 \times 10^{29} \text{ m}^{-3}$, respectively. Which one would you use as interconnects in advanced CMOS nodes? [20 pts]

Q6) $\sum F = ma = m \frac{dv}{dt} = qE - \frac{m v_c}{\tau}$; $n = \text{mass of charge carrier}$
 $v_c = \text{Drift velocity}$
 $\tau = \text{mean free time b/w collisions}$
 $v_c = \frac{q\tau E}{m} \Rightarrow \mu = \frac{q\tau}{m} \hookrightarrow \text{mobility of } e^-$
 $j = nq v_c$ where j is current density
 $j = nq \left(\frac{q\tau}{m} \right) E$
 $j = \sigma E$ also $\Rightarrow \sigma = \frac{nq^2\tau}{m}$



Q5) Given that $\vec{E} = \frac{\Delta V}{\Delta d}$
 we can say $\Delta V = \vec{E} \Delta d$



$I = q A v_c n$ \hookrightarrow current density
 $j = \frac{I}{A}$ (current density)
 $j \Rightarrow q v_c n \rightarrow \text{charge carrier density}$

$V = IR$ (Ohm's law)

$\Rightarrow \Delta d \vec{E} = IR$

$\Delta d \vec{E} = \left(\frac{q v_c A n}{R} \right) R$

$v_c = \vec{E} \left(\frac{\Delta d}{n q A R} \right)$
 $\mu = \text{mobility of } e^-$

$v_c = \mu \vec{E}$

Q7) $j_{Al} = (1.98 \times 10^{29}) q (1.2 \times 10^{-3}) \vec{E} = (2.376 \times 10^{26}) (q \vec{E})$
 $j_{Cu} = (8.5 \times 10^{29}) q (4.32 \times 10^{-3}) \vec{E} = (36.72 \times 10^{26}) (q \vec{E})$

The current density for $j_{Cu} \gg j_{Al}$, with upwards

of 15x. The drift velocity (v_c) is 3.6

times higher implying faster speeds for copper

as well as switching transistors + CMOS

Q8 Say you doped a wafer of pure (intrinsic) Si with P (doping density = 10^{23} m^{-3}). Now the wafer has a lot more free electrons than it had before. Do you expect the piece of Si wafer to be charge neutral? Why or why not? Will your answer change had you doped it with Al? [20 pts]

→ Despite the # of free electrons increasing in the doped wafer of silicon, the dopant itself (P) is charge neutral; thus the doped Si remains charge neutral. The answer is same for Al even though this dopant has more carriers, Al is neutral \Rightarrow Si doped w/ Al is neutral net.

