

1. Demonstrate how a 4 bit ripple carry adder can be modified to a 4 bit subtractor with a single bit control (C), such that when C = 0, the circuit acts as an adder and when it is 1, the circuit acts as a subtractor.




2. Design a RippleCarry 4bit adder using 3 Full Adders, 2 Half Adders and an OR gate. You can draw full adders and half adders as blocks labeled with "FA" and "HA" respectively.



3. Calculate the worst-case delay of a 4-bit CLA where the delay of any gate can be approximated by $T = T_0.N^2$ where $T_0 = 1$ ns and N is the fan-in of the gate. Do not assume that the propagate and generate signals have already been generated.

The	worst	Cas	< D.	elay o	f Re	4 B	i+ CLA	
75	Garda	Hry.	Re	4 C	allyout C	4		
Bears.	e p	+ G	is (ja ereted	Prior -	=> Cy 0	only	
ìs	Delayco	C Citial	pak	of s	5 - input AN	D + 5 inp	OR	
1.	25 + 1	-25 =	50 N S					
Р -	t G T	2k-]	l ns	ech =>	50+1	=151 ns	7	
Made with Goodnotes	3							



	$(3)_0 = (00)_2$
5.	Perform 3 x 11 using the shift and add method in the 4 bit unsigned format. Fill up the following
	table. $(11)_{10} = (1011)_2$

Step (i)	Bi	А	Product Register State	Result				

		S† ₹ê	>		В	:		Α				1) lo (3	۵	ø						E	<u>) e</u> 9							
					J	ι .							10	<i>y</i>	R	}		0	-11				1		, ,		1			
		O 1			1			10							1		D		10				1	-	00	0	0	1		
														b	0											0				
		2			0			10	1	1			٥	ŏ	ō)	8	D	00).						0				
		3			D		+	10	11															+						
																								+						
																								+						
	ada cultural	Cood	otco																					-						
TVI	ade with (addur	iotes	/																										