1. Consider a scenario where an inverter is driving an **identical** inverter. This means that the driver and the load inverters are exactly identical. Assume that the width of the PMOS to the width of the NMOS (for both the driver and the load inverter) is a Also assume that the wire capacitance is negligible and can be ignored. The output capacitance per unit width and the input gate capacitance per unit width is the same for both the NMOS and the PMOS. Bethy NMOS and PMOS have identical lengths, C<sub>OX</sub> and threshold voltages. We have seen that the propagation delay of the inverter can be written as:

$$\frac{\omega_{p}}{\omega_{m}} = \frac{\alpha}{1} \quad \omega_{p}$$

$$\omega_{p} = \frac{C_{L}}{2V_{DD}} \left( \frac{1}{\beta_{n}} + \frac{1}{\beta_{p}} \right)$$

$$\omega_{p} = \alpha \omega_{p}$$

Prove that the optimal value of  $\alpha$  so that the propagation delay is minimum, is given by:

$$\alpha_{optimal} = \sqrt{\frac{\mu_n}{\mu_p}}$$

**Hint**: Write down the propagation delay in terms of  $\alpha$  and differentiate it with respect to  $\alpha$  and set it to zero.

**Note:** The optimal  $\alpha$  in this case is different from all the case that we have studied in the class where the optimal  $\alpha$  for symmetric switching is just the ratio of the mobilities.

$$t = \frac{C_L}{2N_{DD}} \left[ \frac{L}{x} \right] \frac{L}{D_n C_{DA}} + \frac{L}{D_n C_{DA}}$$


$$= \frac{(L + \infty)(C_{OUT} + C_{in})}{(L + \infty)(C_{OUT} + C_{in})} \frac{L}{L}$$

$$= \frac{(L + \infty)(C_{OUT} + C_{in})}{2N_{DD}} \frac{L}{D_n C_{DA}} \frac{(L + \infty)(C_{OUT} + C_{in})}{L} \frac{L}{2N_{DD}} \frac{L}{D_n C_{DA}} \frac{(L + \infty)(C_{OUT} + C_{in})}{L} \frac{L}{2N_{DD}} \frac{L}{D_n C_{DA}} \frac{$$


th Goodnotes

An interconnect has a total resistance of Rw and a total capacitance of Cw. If this interconnect
is broken down into n segments, in series (see picture below) where each individual segment
has a resistance of Rw/n and a capacitance of Cw/n, find an expression for the total delay of
the interconnect.

In the limit where *n* tends to infinity (i.e., the interconnect is divided into an infinite number of pieces) what is the effective interconnect delay?



## 3. Consider the RC circuit shown below:




Use the Elmore Delay model to determine the delay from In to Out1 and from In to Out2.


The bi	me Delay	for	Te	1th	Nove	75	
tpp	= 2 R is	Ci =>	for	out	- 1		
	+ (A+2A) $= RC = 10.$		(R+2	R+R)	.20= 1	RC + G RC	. + 8RC =>
h(z) [R C	+ 2RC	+ 9 RC]	[at) 12 f	1C = 1	8.32R	C	

- 4. What happens to the intrinsic delay (tpi) of in inverter when:
  - a. The supply voltage is decreased
  - b. The transistor widths are increased
  - c. The load inverter is removed
  - d. Transistor mobility is increased

Explain each of your answers.

H Goodnotes





$$T = 0.69 (N.R_p.C_{OUT} + R_p.C_J f(N))$$

where f(N) is a function of N. Determine f(N).

