Rudra Goel Lab 07 Report ECE 2031 L10 10 October 2024




Figure 1. Capture of assembly code running on SCOMP processor simulator. This assembly code loads the value 20 into the accumulator, subtracts 26 from it (stored at memory location 0x1F), stores the result in memory location 0x20, and then enters an infinite loop called 'Finish' to mark the end of the program.

```
; Prelab Step 6 Assembly code to compute 20 - 26 in SCOMP arch.
; Author: Rudra Goel
; Date: 10/10/2024
ORG 0
               20
     LOADI
                          ; load 20 into AC
               LOC1 ; AC - Mem[&H1F]
     SUB
     STORE
               LOC2; Store AC to Mem[&H20]
Finish:
     JUMP Finish
ORG &H1F
LOC1:
          DW
               26
ORG &H20
LOC2:
          DW
               0
```

Figure 2. Assembly code used to subtract 26 from 20 and store results in memory location 0x20. This code enters an infinite loop with the command 'JUMP Finish.'




Figure 3. Capture of fixed waveform for SCOMP Processor that correctly implements op codes 'SUB.' Correct implementation is seen when signal 'dbg_AC' (representing the accumulator) goes from value '0001' to value 'FFFE' indicating subtraction by 5 has occurred in 2's complement form.




Figure 4. Full waveform capture of SCOMP Processor illustrating correct implementation of 'JPOS' op code. Correct implementation is seen at the end when signal 'dbg_AC' (representing the accumulator) goes from '0337,' a positive value, to 'ABEE' indicating a jump has occurred when the accumulator is positive (JPOS functionality) where it then loads value 'ABEE' from memory into the accumulator.

```
; Nibble Difference Calculator for 16-Bit Numbers
; Author: Rudra Goel
; Date: 10/10/2024
ORG 0
    LOAD Value
                      ; AC has 0 for 15-4 and nible for rest
   AND LOW ONES
   STORE LOW NIBLE
                      ; LOW NIBLE now has bits 3-0 of value
   LOAD Value
   SHIFT -12
                       ; shift 12 bits right to get
                       ; highest nible
                       ; AC has bits 0-3 have highest nible
   AND LOW ONES
   STORE HIGH NIBLE
   SUB LOW NIBLE
                      ; high nible - low nible
   JPOS HighBigger
   LOAD LOW NIBLE ; low nible is bigger since AC is
negative since it didn't jump
   STORE RESULT
   JUMP End
HighBigger:
    LOAD HIGH NIBLE
   STORE RESULT
   JUMP End
End:
    JUMP End
Value:
              DW
                   &HFF11
              &H000F
LOW ONES: DW
LOW NIBLE:
              DW &H0000
HIGH NIBLE:
              DW
                   0000H&
RESULT:
              DW
                   &H0000
```

Figure 5. Assembly code for outputting greatest nibble between most-significant-nibble and least-significant-nibble in a 16-bit number, specified by label 'Value,' for the SCOMP Processor. Stores the result in memory location specified by the label 'RESULT.'

Appendix A VHDL Implementing Behavior Of SCOMP Processor Architecture

```
-- SCOMP, the Simple Computer.
-- This VHDL defines a simple 16-bit processor that is
-- easy to understand and modify.
-- Updated 2021-06-22
library altera mf;
library lpm;
library ieee;
use altera mf.altera mf components.all;
use lpm.lpm components.all;
use ieee.std logic 1164.all;
use ieee.std logic unsigned.all;
use ieee.std logic arith.all;
entity SCOMP is
     port(
          clock : in
                             std logic;
                            std_logic;
std_logic;
                   : in
          resetn
          IO WRITE : out
                            std_logic;
          IO CYCLE : out
          IO ADDR : out
                            std logic vector(10 downto 0);
          IO DATA : inout std logic vector(15 downto 0);
          std logic vector(15 downto 0);
                   : out std_logic_vector(10 downto 0);
: out std_logic_vector(10 downto 0);
: out std_logic_vector(15 downto 0);
          dbg PC
          dbg MA
          dbg MD
          dbg IR
                   : out
                              std logic vector(15 downto 0)
     );
end SCOMP;
architecture a of SCOMP is
     type state type is (
          init, fetch, decode, ex nop,
          ex load, ex store, ex store2, ex iload, ex istore,
ex istore2, ex loadi,
          ex add, ex addi, ex sub,
          ex jump, ex jneg, ex jzero, ex jpos,
          ex return, ex call,
          ex and, ex or, ex xor, ex shift,
          ex in, ex in2, ex out, ex out2
     );
     -- custom type for the call stack
```

```
type stack type is array (0 to 9) of std logic vector(10
downto 0);
     -- internal signals
     signal state : state_type;
    signal IR
                        : std logic vector(15 downto 0);
     signal mem data : std logic vector(15 downto 0);
                         : std logic vector(10 downto 0);
     signal PC
     signal next mem addr : std logic vector(10 downto 0);
     signal operand : std logic vector(10 downto 0);
                        : std logic;
     signal MW
     signal IO_WRITE_int : std logic;
begin
     -- use altsyncram component for
     -- unified program and data memory
     altsyncram component : altsyncram
     GENERIC MAP (
         numwords a \Rightarrow 2048,
         widthad a \Rightarrow 11,
         width a \Rightarrow 16,
          init file => "SimpleDemo.mif",
          intended device family => "CYCLONE V",
          clock enable input a => "BYPASS",
          clock enable output a => "BYPASS",
          lpm hint => "ENABLE RUNTIME MOD=NO",
          lpm type => "altsyncram",
          operation mode => "SINGLE PORT",
          outdata reg a => "UNREGISTERED",
          outdata aclr a => "NONE",
         power up uninitialized => "FALSE",
          read during write mode port a =>
"NEW DATA NO NBE READ",
         width byteena_a => 1
     PORT MAP (
         wren a \Rightarrow MW,
          clock0 => clock,
          address a => next mem addr,
         data_a => AC,
q_a => mem_data
```

);

```
-- use lpm function to shift AC
shifter: lpm clshift
generic map (
     lpm width
                => 16,
     lpm widthdist => 4,
     lpm shifttype => "arithmetic"
)
port map (
     data
              => AC,
     distance => IR(3 downto 0),
     direction \Rightarrow IR(4),
     result => AC shifted
);
-- Memory address comes from PC during fetch,
-- otherwise from operand
with state select next mem addr <=
     PC when fetch,
     operand when others;
-- This makes the operand available
-- immediately after fetch, and also
-- handles indirect addressing of iload and istore
with state select operand <=
     mem data(10 downto 0) when decode,
     mem data(10 downto 0) when ex iload,
     mem data(10 downto 0) when ex istore2,
     IR(10 downto 0) when others;
-- use lpm tri-state driver to drive i/o bus
io bus: lpm bustri
generic map (
     lpm width => 16
port map (
     data => AC,
     enabledt => IO WRITE int,
     tridata => IO DATA
);
IO ADDR \leq IR(10 downto 0);
IO WRITE <= IO WRITE int;
process (clock, resetn)
begin
     -- Active-low asynchronous reset
     if (resetn = '0') then
```

```
state <= init;
     elsif (rising edge(clock)) then
          case state is
               when init =>
                     MW
                               <= '0';
-- reset PC to the beginning of memory, address 0x000
                              <= "0000000000";
                     PC
-- clear AC register
                     AC
                            <= x"0000";
-- don't drive IO
                     IO WRITE int <= '0';
-- start fetch-decode-execute cycle
                     state <= fetch;
               when fetch =>
-- lower IO WRITE after an out
                     IO WRITE int <= '0';</pre>
-- increment PC to next instruction address
                     PC <= PC + 1;
                     state <= decode;
               when decode =>
-- latch all 16 bits of instruction into the IR
                     IR <= mem data;</pre>
-- opcode is top 5 bits of instruction
                     case mem data(15 downto 11) is
-- no operation (nop)
                          when "00000" =>
                               state <= ex nop;</pre>
                          when "00001" =>
                                                  -- load
                               state <= ex load;</pre>
                          when "00010" =>
                                                  -- store
                               state <= ex store;</pre>
                          when "00011" =>
                                                  -- add
                               state <= ex add;
                          when "00100" =>
                                                  -- sub
                               state <= ex sub;</pre>
                          when "00101" =>
                                                  -- jump
                               state <= ex_jump;</pre>
                          when "00110" =>
                                                  -- jneg
                               state <= ex_jneg;</pre>
                          when "00111" =>
                                                  -- jpos
                               state <= ex_jpos;</pre>
                          when "01000" =>
                                                  -- jzero
                               state <= ex jzero;</pre>
                                                  -- and
                          when "01001" =>
                               state <= ex and;
```

```
state <= ex_or;
                                          -- xor
                    when "01011" =>
                    state <= ex_xor; when "01100" => -- shift
                         state <= ex shift;</pre>
                    when "01101" =>
                                          -- addi
                         state <= ex addi;</pre>
                    when "01111" => -- istore
                         state <= ex istore;</pre>
                    when "01110" => -- iload
                         state <= ex iload;</pre>
                    when "10000" => -- call
                         state <= ex call;
                    when "10001" => -- return
                         state <= ex return;</pre>
                    when "10010" =>
                    state <= ex_in; when "10011" => -- out
                         state <= ex out;
                    -- raise IO WRITE
                         IO WRITE int <= '1';
                    when "10111" => -- loadi
                         state <= ex loadi;</pre>
                    when others =>
          -- invalid opcodes don't execute
                        state <= fetch;
               end case;
          when ex nop =>
               state <= fetch;</pre>
          when ex load =>
-- latch data from mem data (memory contents) to AC
               AC <= mem data;
               state <= fetch;</pre>
          when ex store =>
-- drop MW to end write cycle
               MW <= '1';
               state <= ex store2;</pre>
         when ex store2 =>
-- drop MW to end write cycle
              MW <= '0';
              state <= fetch;</pre>
```

when "01010" => -- or

```
when ex add =>
                     AC <= AC + mem data; -- addition
                     state <= fetch;</pre>
                when ex sub =>
                     AC <= AC - mem_data;
                     state <= fetch;
                when ex jump =>
     -- overwrite PC with new address
                     PC <= operand;</pre>
                     state <= fetch;</pre>
               when ex jneg =>
-- checks MSB of AC and if it is 1 --> number is negative
                     if (AC(15) = '1') then
-- Change the program counter to the operand
                          PC <= operand;
                     end if;
                     state <= fetch;</pre>
                when ex jpos =>
                if (AC(15) = '0' \text{ and } AC /= x"0000") then
                          PC <= operand;</pre>
                     end if;
                     state <= fetch;</pre>
                when ex jzero =>
                     if (AC = x"0000") then
                          PC <= operand;</pre>
                     end if;
                     state <= fetch;</pre>
               when ex and =>
     -- logical bitwise AND
                     AC <= AC and mem data;
                     state <= fetch;</pre>
                when ex or =>
                     AC <= AC or mem data;
                     state <= fetch;</pre>
                when ex xor =>
                     AC <= AC xor mem data;
                     state <= fetch;</pre>
     -- shift is accomplished with a dedicated shifter
                when ex shift =>
```

```
AC <= AC_shifted;
                          state <= fetch;</pre>
                     when ex addi =>
                          -- sign extension
                          <= AC + (IR(10) & IR(10) & IR(10) &
                     AC
                           IR(10) & IR(10) & IR(10 downto 0));
                          state <= fetch;</pre>
                    when ex call =>
                          for i in 0 to 8 loop
                               PC stack(i + 1) <= PC stack(i);</pre>
                          end loop;
                          PC \operatorname{stack}(0) \leq PC;
                          PC <= operand;
state <= fetch;
                     when ex return =>
                          for i in 0 to 8 loop
                               PC stack(i) <= PC stack(i + 1);</pre>
                          end loop;
                                     <= PC stack(0);
                          PC
                          state <= fetch;
                     when ex iload =>
-- indirect addressing is handled in next mem addr assignment.
                          state <= ex load;
                     when ex istore =>
                          MW <= '1';
                          state <= ex istore2;</pre>
                     when ex istore2 =>
                          MW <= '0';
                          state <= fetch;
                     when ex in =>
                          IO CYCLE <= '1';
                          state <= ex in2;</pre>
                     when ex in2 =>
                          IO CYCLE <= '0';
                          AC <= IO DATA;
                          state <= fetch;</pre>
                     when ex out =>
                          IO CYCLE <= '1';</pre>
```

```
state <= ex out2;</pre>
                    when ex out2 =>
                        IO CYCLE <= '0';
                         state <= fetch;</pre>
                    when ex loadi =>
                        AC <= (IR(10) & IR(10) & IR(10) &
                         IR(10) & IR(10) & IR(10 downto 0));
                         state <= fetch;</pre>
                   when others =>
    -- if an invalid state is reached, reset
                        state <= init;</pre>
              end case;
         end if;
     end process;
     -- Additional outputs to aid simulation
     dbg FETCH <= '1' when state = fetch else '0';</pre>
            <= PC;
     dbg PC
             <= AC;
    dbg AC
end a;
```