Rudra Goel Lab 05 Report ECE 2031 L10 01 October 2024



Figure 1. Simulation of three state Door Alert State Machine with "clock" signal oscillating at 10GHz. Reset signal "resetn" active low. Inputs "inner" & "outer" to state machine provide 100% coverage between state transitions to prove correct behavior. Includes assertion of output "ajar" when "inner" is low and "outer" is high for two clock cycles.




Figure 2. Capture of configured Signal Tap window to monitor signals "clk_out" as state machine's clock, "KEY0" as reset signal, "inner_in" & "outer_in" as inputs "inner" & "outer," and "ajar_out" as output signal. Sampling at 50Hz based on signal "sample_clk" for a total of 512 samples. No trigger conditions set.

Туре	Alias	Name	-1.285	q	1.2,85	2.5.6s	3.845	5.1 _{,2} s	6.4s	7.68s	8.96s
*		clk_out		╙				\neg			\Box
*		KEYO		$\Box\Box$							
*		inner_in									
*		outer_in									
*		ajar_out									

Figure 3. Completed acquisition of signals with Signal Tap on Door Alert state machine set to trigger on rising edge of "KEY0." Acquisition illustrates sequence of leaving doors closed, then opening the outer door for one rising clock edge, opening the inner door for two rising clock edges, then closing inner door for one more clock edge to assert "ajar_out" high, and finally closing outer door to assert "ajar out" low.

Appendix A

VHDL Code Implementing Door Alert Moore State Machine

```
-- Door state-Machine.vhd (VHDL)
-- Author: Rudra Goel
-- This code implements a state machine for:
-- Door Alert Mechanism
-- 09/30/2024
library IEEE;
use IEEE.std logic 1164.all;
entity door state machine is
     Port (
          clock : in std_logic;
resetn : in std_logic;
                  : in std_logic;
: in std_logic;
: in std_logic;
: out std_logic
          inner
          outer
          ajar
     );
end door state machine;
architecture behaviour of door state machine is
     -- make new types for state
     type state type is (nothing bad, undesireable once,
undesireable twice);
     signal state, next state : state type;
     begin
     -- following process assigns next state to current state
     -- also resets state if resetn is low
     -- state only changes on rising edges of clock
     -- resetn being low
     process(clock, resetn)
     begin
     -- following logic only changes on rising clock edges
                if resetn = '0' then
                     state <= undesireable once;</pre>
                elsif rising edge(clock) then
                    state <= next state;</pre>
                end if;
          end process;
          --process to define combinational logic
          process(state, inner, outer)
          begin
                case state is
                     when nothing bad =>
                          if inner = '0' and outer = '1' then
                                next state <= undesireable once;</pre>
```

```
else
                                 next state <= nothing bad;</pre>
                            end if;
                      when undesireable once =>
                            if inner = \overline{0}' and outer = '1' then
                                  next state <= undesireable twice;</pre>
                            elsif inner = '0' and outer = \overline{0}' then
                                  next state <= nothing bad;</pre>
                                  next_state <= undesireable once;</pre>
                            end if;
                      when undesireable twice =>
                            if inner = \overline{0}' and outer = '1' then
                                  next state <= undesireable twice;</pre>
                            else
                                  next_state <= nothing bad;</pre>
                            end if;
                 end case;
           end process;
           process(state)
           begin
                 case state is
                      when undesireable twice =>
                            ajar <= '1';
                      when others =>
                            ajar <= '0';
                 end case;
           end process;
end behaviour;
```