Lab2

· Brief introduction about the overall system


這次 lab 中建立兩個 fir 的 ip,分別是使用 AXI master 跟 AXI stream 來傳輸資料

- · What is observed & learned
- 1. 使用 GUI 設定 directive 時,有時會發生沒有成功寫入 tcl 檔的情況
- 2. 學習如何使用 AXI master 跟 AXI stream 及設定 DMA 來傳送資料

· Screen dump

FIRN11MAXI

Performance



Utilization

Summary:										
Name	BRAM_18K	DSP	FF	LUT	URAM					
DSP	-1	-1	-1	-1						
Expression	- 1	- 1	0	40	-					
FIF0	1 -1	-1	-1	-						
Instance	0	33	3806	2838	-					
Memory	1 -1	-1	-1	-	-					
Multiplexer	-	-1	-1	175	-					
Register	-	- [650	-	-					
Total	0	33	4456	3053	0					
Available	280	220	106400	53200	0					
Utilization (%)	0	15	4	5	0					

Instance	Module	BRAM_18K	DSP	FF	LUT	URAM
control_s_axi_U	control_s_axi	1 0	0	294	436	0
<pre>grp_fir_n11_maxi_Pipeline_XFER_L00P_fu_242</pre>	fir_n11_maxi_Pipeline_XFER_LOOP	0	33	2794	1084	0
gmem_m_axi_U	gmem_m_axi	0	0	718	1318	0
Total	1	1 0	331	38061	28381	0

* DSP: N/A * Memory: N/A * FIFO:

+ Detail:

					<u> </u>						ļ -+	0 +-	33	3806	2838	0 ++
DSP:																
Memory:																
'A																
FIFO: A																
Expression:																
Variable Name																
dd_ln16_fu_289_p2	1	+	0	0	40		33		2							
otal	1	1	0	0	40		33		2							
Multiplexer:																
Name	LUT	Input	Size	Bits	Total	Bits										
n32Coof addross@	1 651		121	4	i	481										
P_NS_fsm mem_ARVALID mem_AWVALID mem_BREADY mem_RREADY mem_WVALID	9		2	1		2										
mem_AWVALID mem_BREADY	9 9		2	1		2										
mem_RREADY mem_WVALID	9 9 9 9		2	1		2 2										
otal	++					+										
						+										
						·										
								+ FF LU1								
								FF LUT	Γ Bit -+	s Co -+		s -+	+	+		
								FF LUT	Γ Bit -+	s Co -+	nst Bit + FF	s -+ + LUT	Bi	its	Const	Bits
* Register: +		Name						FF LUT	Γ Bit -+	s Co -+	nst Bit + FF	s -+ + LUT +	Bi	its		Bits
* Register: 	 10_r 1_re	Name reg_44 eg_340						FF LUT	Γ Bit -+	s Co -+	+ FF 32 32	s -+ LUT 0 0	Bi +	32 32	Const	Bits 0 0
* Register: 	 10r 1re 2re	Name reg_44 eg_340						FF LUT	Γ Bit -+	s Co -+	+ FF 32 32 32	s + LUT 0 0	Bi + 	32 32 32 32	Const	Bits 0 0
* Register: 		Name reg_44 eg_340 eg_350	6					FF LUT	Γ Bit -+	s Co -+	+ FF 32 32 32 32	s + LUT 0 0 0	Bi	32 32 32 32 32	Const	Bits 0 0 0
* Register:		Name reg_44 eg_340 eg_350 eg_360	6					FF LUT	Γ Bit -+	s Co -+	+ FF 32 32 32 32 32	s + LUT 0 0 0	Bi + 	32 32 32 32 32 32	Const	Bits 0 0 0
* Register: 		Name Name reg_44 eg_340 eg_350 eg_360 eg_370 eg_380	66					FF LUT	Γ Bit -+	s Co -+	+ FF 32	s + LUT 0 0 0 0	Bi + 	32 32 32 32 32 32 32 32	Const	Bits 0 0 0 0
* Register:		Name Name ceg_44 eg_340 eg_350 eg_360 eg_370 eg_380 eg_380	6					FF LUT	Γ Bit -+	s Co -+	+ FF 32 32 32 32 32 32 32	s + LUT 0 0 0 0	Bi	32 32 32 32 32 32 32 32 32	Const	Bits 0 0 0 0 0
* Register:		Name reg_44 eg_350 eg_370 eg_370 eg_380 eg_390 eg_400	6					FF LUT	Γ Bit -+	s Co -+	+ FF 32 32 32 32 32 32 32 32	s + LUT 	Bi	32 32 32 32 32 32 32 32 32 32	Const	Bits 0 0 0 0 0 0
* Register:		Name reg_44 eg_340 eg_350 eg_370 eg_370 eg_380 eg_390 eg_400	66					FF LUT	Γ Bit -+	s Co -+	+	s + LUT 0 0 0 0 0 0	Bi	32 32 32 32 32 32 32 32 32 32	Const	Bits 0 0 0 0 0 0 0 0 0 0 0 0 0 0
* Register:		Name	66					FF LUT	Γ Bit -+	s Co -+	+ FF 32 32 32 32 32 32 32 32	s -+ 	Bi + 	32 32 32 32 32 32 32 32 32 32	Const	Bits 0 0 0 0 0 0
* Register:		Name	66					FF LUT	Γ Bit -+	s Co -+	+	s -+ 	Bi	32 32 32 32 32 32 32 32 32 32	Const	Bits 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
* Register:	 _10_r _1_re _2_re _3_re _5_re _6_re _7_re _8_re _9_re	Name	66	Name			 +	FF LUT	[] Bit	s Co	+		Bi	32 32 32 32 32 32 32 32 32 32	Const	Bits 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
* Register:		Name	66	Name			 +	FF LUT	[] Bit	s Co	+	LUT LUT 0 0 0 0 0 0 0 0 0 0	Bi	32 32 32 32 32 32 32 32 32 32	Const	Bits 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
* Register:	 _10_r _1_re _2_re _3_re _4_re _5_re _6_re _7_re _8_re _reg_ axi_F	Name	66	Name			 +	FF LUT	[] Bit	s Co	+	5 + LUT 0 0 0 0 0 0 0 0 0 	Bi + 	32 32 32 32 32 32 32 32 32 32	Const	Bits
* Register:		Name	66	Name			 +	FF LUT	[] Bit	s Co	+	S S S S S S S S S S	Bi 	32 32 32 32 32 32 32 32 32 32	Const	Bits 0 0 0 0 0 0 0 0 0 0 0 0
* Register:		Name	66	Name			 +	FF LUT	[] Bit	s Co	SET SET	S S S S S S S S S S	Bi 	its 32	Const	Bits 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
* Register:		Name	66	Name			 +	FF LUT	[] Bit	s Co	+	LUT	Bi	32 32 32 32 32 32 32 32 32 32	Const	Bits 0 0 0 0 0 0 0 0 0 0 0 0

Interface

== Interface

|m_axi_gmem_ARPROT

|m_axi_gmem_ARREGION |m_axi_gmem_ARUSER

|m_axi_gmem_RVALID

lm_axi_gmem_RREADY

|m_axi_gmem_RDATA

|m_axi_gmem_RLAST

lm_axi_gmem_RUSER

|m_axi_gmem_RRESP |m_axi_gmem_BVALID

lm_axi_gmem_BREADY

|m_axi_gmem_BRESP |m_axi_gmem_BID

lm_axi_gmem_BUSER

|m_axi_gmem_RID

lm_axi_gmem_ARQOS

outl

outl

outl

outl

outl

inl

inl

inl

inl

inl

inl

inl

outl

inl

inl

inl

41

11

11

11

11

11

11

21

11

11

21

11

11

321

m_axil

m_axil

m_axil

m_axi m_axi|

m_axi|

m_axil

m_axil

m_axi|

m_axil

m_axil

m_axi

m_axil

m_axil

m_axil

m_axil

* Summary:	+	+		+	
RTL Ports	Dir			Source Object	С Туре
s_axi_control_AWVALID	l in		s_axi		arra
s_axi_control_AWREADY	l outl	11	s_axil	controll	arra
s_axi_contro1_AWADDR	l in	71	s_axi	control	arra
s_axi_control_WVALID	l inl	11	s_axil	controll	arra
s_axi_contro1_WREADY	out	11	s_axi	control	arra
s_axi_control_WDATA	l inl	321	s_axil	controll	arra
s_axi_contro1_WSTRB	l in	41	s_axil	control	arra
s_axi_control_ARVALlD	l inl	11	s_axil	controll	arra
s_axi_control_ARREADY	out	11	s_axi	control	arra
s_axi_control_ARADDR	l inl	71	s_axil	control	arra
s_axi_control_RVALID	out	11	s_axi	control	arra
s_axi_control_RREADY	l inl	11	s_axil	controll	arra
s_axi_control_RDATA	out	321	s_axil	control	arra
s_axi_control_RRESP	out	21	s_axil	controll	arra
s_axi_control_BVALID	out	11	s_axi	control	arra
s_axi_control_BREADY	l inl	11	s_axil	controll	arra
s_axi_control_BRESP	out	21	s_axi	control	arra
ap_clk	l inl	11	ap_ctrl_hs	fir_nll_maxi	return valu
ap_rst_n	l inl	11	ap_ctrl_hs	fir_n11_maxi	return valu
interrupt	l outl	11	ap_ctrl_hs	fir_nll_maxi	return valu
m_axi_gmem_AWVALID	out	11	m_axi	gmeml	pointe
m_axi_gmem_AWRHADY	l inl	11	m_axil	gmeml	pointe
m_axi_gmem_AWADDR	out	641	m_axi	gmeml	pointe
m_axi_gmem_AWID	out	11	m_axil	gmeml	pointe
m_axi_gmem_AWLEN	out	81	m_axi	gmeml	pointe
m_axi_gmem_AWSIZE	out	31	m_axil	gmeml	pointe
m_axi_gmem_AWBURST	out	21	m_axi	gmeml	pointe
m_axi_gmem_AWLOCK	out	21	m_axil	gmeml	pointe
m_axi_gmem_AWCACHE	out	41	m_axi	gmeml	pointe
m_axi_gmem_AWPROT	out	31	m_axil	gmeml	pointe
m_axi_gmem_AWQOS	out	41	m_axi	gmeml	pointe
m_axi_gmem_AWREGION	out	41	m_axil	gmeml	pointe
m_axi_gmem_AWUSER	out	11	m_axi	gmeml	pointe
m_axi_gmem_WVALID	out	11	m_axil	gmeml	pointe
m_axi_gmem_WREADY	l in	11	m_axi	gmeml	pointe
m_axi_gmem_WDATA	out	321	m_axil	gmeml	pointe
m_axi_gmem_WSTRB	out	41	m_axi	gmeml	pointe
m_axi_gmem_WLAST	out	11	m_axil	gmeml	pointe
m_axi_gmem_WID	out	11	m_axi	gmeml	pointe
m_axi_gmem_WUSER	out	11	m_axil	gmeml	pointe
m_axi_gmem_ARVALID	out	11	m_axi	gmeml	pointe
m_axi_gmem_ARREADY	l in		m_axi	gmeml	pointe
m_axi_gmem_ARADDR	out		m_axi	gmeml	pointe
m_axi_gmem_ARID	out	11	m_axil	gmeml	pointe
m_axi_gmem_ARLEN	out	81	m_axi	gmeml	pointe
m_axi_gmem_ARSIZ E	out		m_axi	gmeml	pointe
m_axi_gmem_ARBURST	out		m_axi	gmeml	pointe
m_axi_gmem_ARLOCK	out	21	m_axi	gmeml	pointe
m_axi_gmem_ARCACHE	out	41	m_axi	gmeml	pointe
m axi gmem ARPROT	1 out1	31	m axil	gmeml	pointe

gmeml

gmem

gmeml

gmem

gmeml

gmem

gmeml

gmem!

gmeml

gmeml

gmeml

gmem

gmeml

gmeml

gmeml

gmem!

pointerl

pointer

pointer

pointer

pointerl

pointer

pointer

pointer

pointer

pointer

pointer

pointer


pointerl

pointer|


pointerl

pointer

Co-simulation transcript/waveform




· Jupyter Notebook execution results



FIRN11Stream


Performance




Utilization

= Utilization Esti	mates															
Summary:																
Name	BRAM_18K	DSP I	FF	LUT I	URA	KI.										
DSP Hxpression FIFO Instance Memory Multiplexer Register	- I - I - I 0 I - I - I	-1 -1 -1 331 -1 -1	- I 01 - I 29881 - I - 361	- 1 42 - 1 1333 - 1 34 - 1		-1 -1 -1 -1 -1 -1										
Total	01	331	3024	14091		01										
Available	2801	2201	1064001	532001		DT.										
 Utilization (%)	01	151	21	21		DÍ.										
Detail: * Instance: +		ice		+			Мodu	le		- 1	BRAM	_18K	DSPI	FF	LUT	URAMI
control_s_axi_ grp_fir_n11_st	_U trm_Pipelin	ie_XFER_	LOOP_fu	lco 112 Ifi	ntrol ir_n1	1_s_a 1_sti	axi rm_Pipe1	ine_X	FER_LOO	e I		01	01 331	1541 28341	180 1153	I 01
Total				+						+-		01	331	29881	1333	-
N/A * Memory: N/A * F(FO: N/A * Expression:																
1		Variat	ole Name					l Ope	ration	DSPI	FF	LUT	Bitw	idth PO	Bitw:	dth P1
ret_V_fu_171_p ern fir n11 st	o2 trm Pipelin	e XFER	LOOP fu	112 psti	rmOutr	out 7	TREADY	l I	+1 and1	01	01	401 21		33 1		2
t								1	- 1	01	01	421		34		3
* Multiplexer:																
+			LUT	Input Si	izel i	Bitsl	Total	Bitsl								
ap_NS_fsm pstrm[nput_TRi	BADY_int_re	gslice	1 251		51 21	11		51 21								
Total			1 341		71	21		71								
* Register:																
		Name					FF	LUT	Bitsl	Const	Bit	sl				
tap_CS_fsm ap_CS_fsm grp_fir_n11_st tmp_reg_187	trm_Pipelin	ie_XFER_	LOOP_fu_	_112_ap_s	start.	reg	4 1 31	01 01	41 11 311			01 01 01				
Total							1 361	01	361			01				

• Interface



· Co-simulation transcript/waveform



Jupyter Notebook execution results

