

## Lab2

- **Brief introduction about the overall system**

這次 lab 中建立兩個 fir 的 ip，分別是使用 AXI master 跟 AXI stream 來傳輸資料

- **What is observed & learned**

1. 使用 GUI 設定 directive 時，有時會發生沒有成功寫入 tcl 檔的情況
2. 學習如何使用 AXI master 跟 AXI stream 及設定 DMA 來傳送資料

- **Screen dump**

**FIRN11MAXI**

- Performance

```

===== Performance Estimates =====
+ Timing:
  * Summary:
    +-----+-----+-----+-----+
    | Clock | Target | Estimated | Uncertainty |
    +-----+-----+-----+-----+
    | ap_clk | 10.00 ns | 7.300 ns | 2.70 ns |
    +-----+-----+-----+-----+

+ Latency:
  * Summary:
    +-----+-----+-----+-----+-----+-----+
    | Latency (cycles) | Latency (absolute) | Interval | Pipeline |
    | min | max | min | max | min | max | Type |
    +-----+-----+-----+-----+-----+-----+
    | ? | ? | ? | ? | ? | ? | no |
    +-----+-----+-----+-----+-----+-----+

+ Detail:
  * Instance:
    +-----+-----+-----+-----+-----+-----+
    | Instance | Module | Latency (cycles) | Latency (absolute) | Interval | Pipeline |
    | min | max | min | max | min | max | Type |
    +-----+-----+-----+-----+-----+-----+
    | grp_fir_n1_max1_Pipeline_XFER_LOOP_fu_242 | fir_n11_max1_Pipeline_XFER_LOOP | ? | ? | ? | ? | ? | ? | no |
    +-----+-----+-----+-----+-----+-----+

  * Loop:
    N/A

```

- Utilization

```

===== Utilization Estimates =====
* Summary:
+-----+-----+-----+-----+-----+-----+
| Name | BRAM_18K | DSP | FF | LUT | URAM |
+-----+-----+-----+-----+-----+-----+
| DSP | | - | - | - | - |
| Expression | | - | - | 0 | 40 |
| FIFO | | - | - | - | - |
| Instance | 0 | 33 | 3806 | 2838 | - |
| Memory | | - | - | - | - |
| Multiplexer | | - | - | 175 | - |
| Register | | - | - | 650 | - |
+-----+-----+-----+-----+-----+-----+
| Total | 0 | 33 | 4456 | 3053 | 0 |
+-----+-----+-----+-----+-----+-----+
| Available | 280 | 220 | 106400 | 53200 | 0 |
+-----+-----+-----+-----+-----+-----+
| Utilization (%) | 0 | 15 | 4 | 5 | 0 |
+-----+-----+-----+-----+-----+-----+

* Detail:
* Instance:
+-----+-----+-----+-----+-----+-----+
| Instance | Module | BRAM_18K | DSP | FF | LUT | URAM |
+-----+-----+-----+-----+-----+-----+
| control_s_axi_U | control_s_axi | 0 | 0 | 294 | 436 | 0 |
| grp_fir_n11_maxi_Pipeline_XFER_L00P_fu_242 | fir_n11_maxi_Pipeline_XFER_L00P | 0 | 33 | 2794 | 1084 | 0 |
| gmem_m_axi_U | gmem_m_axi | 0 | 0 | 718 | 1318 | 0 |
+-----+-----+-----+-----+-----+-----+
| Total | | 0 | 33 | 3806 | 2838 | 0 |
+-----+-----+-----+-----+-----+-----+

* DSP:
N/A

* Memory:
N/A

* FIFO:

```

Total			0	33	3806	2838	0
-------	--	--	---	----	------	------	---

\* DSP:  
N/A

\* Memory:  
N/A

\* FIFO:  
N/A

\* Expression:

Variable Name	Operation	DSP	FF	LUT	Bitwidth P0	Bitwidth P1
add_ln16_fu_289_p2	+	0	0	40	33	2
Total		0	0	40	33	2

\* Multiplexer:

Name	LUT	Input Size	Bits	Total Bits
an32Coef_address0	65	12	4	48
ap_NS_fsm	65	15	1	15
gmem_ARVALID	9	2	1	2
gmem_AWVALID	9	2	1	2
gmem_BREADY	9	2	1	2
gmem_RREADY	9	2	1	2
gmem_WVALID	9	2	1	2
Total	175	37	10	73

\* Register:

Name	FF	LUT	Bits	Const Bits
------	----	-----	------	------------

\* Register:

Name	FF	LUT	Bits	Const Bits
an32Coef_load_10_reg_446	32	0	32	0
an32Coef_load_1_reg_340	32	0	32	0
an32Coef_load_2_reg_350	32	0	32	0
an32Coef_load_3_reg_360	32	0	32	0
an32Coef_load_4_reg_370	32	0	32	0
an32Coef_load_5_reg_380	32	0	32	0
an32Coef_load_6_reg_390	32	0	32	0
an32Coef_load_7_reg_400	32	0	32	0
an32Coef_load_8_reg_410	32	0	32	0
an32Coef_load_9_reg_420	32	0	32	0
an32Coef_load_reg_330	32	0	32	0
ap_CS_fsm	14	0	14	0
grp_fir_n11_maxi_Pipeline_XFER_LOOP_fu_242_ap_start_reg	1	0	1	0
lshr_ln16_cast_reg_440	31	0	31	0
pn32HPInput_read_reg_435	64	0	64	0
pn32HPOutput_read_reg_430	64	0	64	0
trunc_ln18_1_reg_451	62	0	62	0
trunc_ln30_1_reg_456	62	0	62	0
Total	650	0	650	0

- Interface

```

=====
== Interface
=====

```


```

* Summary:


```

RTL Ports	Dir	Bits	Protocol	Source Object	C Type
s_axi_control_AWVALID	inl	1l	s_axi	control	arrayl
s_axi_control_AWREADY	outl	1l	s_axi	control	arrayl
s_axi_control_AWADDR	inl	7l	s_axi	control	arrayl
s_axi_control_WVALID	inl	1l	s_axi	control	arrayl
s_axi_control_WREADY	outl	1l	s_axi	control	arrayl
s_axi_control_WDATA	inl	32l	s_axi	control	arrayl
s_axi_control_WSTRB	inl	4l	s_axi	control	arrayl
s_axi_control_ARVALID	inl	1l	s_axi	control	arrayl
s_axi_control_ARREADY	outl	1l	s_axi	control	arrayl
s_axi_control_ARADDR	inl	7l	s_axi	control	arrayl
s_axi_control_RVALID	outl	1l	s_axi	control	arrayl
s_axi_control_RREADY	inl	1l	s_axi	control	arrayl
s_axi_control_RDATA	outl	32l	s_axi	control	arrayl
s_axi_control_RRESP	outl	2l	s_axi	control	arrayl
s_axi_control_BVALID	outl	1l	s_axi	control	arrayl
s_axi_control_BREADY	inl	1l	s_axi	control	arrayl
s_axi_control_BRESP	outl	2l	s_axi	control	arrayl
ap_clk	inl	1l	ap_ctrl_hs	fir_nll_maxi	return value
ap_rst_n	inl	1l	ap_ctrl_hs	fir_nll_maxi	return value
interrupt	outl	1l	ap_ctrl_hs	fir_nll_maxi	return value
m_axi_gmem_AWVALID	outl	1l	m_axi	gmem	pointerl
m_axi_gmem_AWREADY	inl	1l	m_axi	gmem	pointerl
m_axi_gmem_AWADDR	outl	64l	m_axi	gmem	pointerl
m_axi_gmem_AWID	outl	1l	m_axi	gmem	pointerl
m_axi_gmem_AWLEN	outl	8l	m_axi	gmem	pointerl
m_axi_gmem_AWSIZE	outl	3l	m_axi	gmem	pointerl
m_axi_gmem_AWBURST	outl	2l	m_axi	gmem	pointerl
m_axi_gmem_AWLOCK	outl	2l	m_axi	gmem	pointerl
m_axi_gmem_AWCACHE	outl	4l	m_axi	gmem	pointerl
m_axi_gmem_AWPROT	outl	3l	m_axi	gmem	pointerl
m_axi_gmem_AWQOS	outl	4l	m_axi	gmem	pointerl
m_axi_gmem_AWREGION	outl	4l	m_axi	gmem	pointerl
m_axi_gmem_AWUSER	outl	1l	m_axi	gmem	pointerl
m_axi_gmem_WVALID	outl	1l	m_axi	gmem	pointerl
m_axi_gmem_WREADY	inl	1l	m_axi	gmem	pointerl
m_axi_gmem_WDATA	outl	32l	m_axi	gmem	pointerl
m_axi_gmem_WSTRB	outl	4l	m_axi	gmem	pointerl
m_axi_gmem_WLAST	outl	1l	m_axi	gmem	pointerl
m_axi_gmem_WID	outl	1l	m_axi	gmem	pointerl
m_axi_gmem_WUSER	outl	1l	m_axi	gmem	pointerl
m_axi_gmem_ARVALID	outl	1l	m_axi	gmem	pointerl
m_axi_gmem_ARREADY	inl	1l	m_axi	gmem	pointerl
m_axi_gmem_ARADDR	outl	64l	m_axi	gmem	pointerl
m_axi_gmem_ARID	outl	1l	m_axi	gmem	pointerl
m_axi_gmem_ARLEN	outl	8l	m_axi	gmem	pointerl
m_axi_gmem_ARSIZE	outl	3l	m_axi	gmem	pointerl
m_axi_gmem_ARBURST	outl	2l	m_axi	gmem	pointerl
m_axi_gmem_ARLOCK	outl	2l	m_axi	gmem	pointerl
m_axi_gmem_ARCACHE	outl	4l	m_axi	gmem	pointerl
m_axi_gmem_ARPROT	outl	3l	m_axi	gmem	pointerl
m_axi_gmem_ARQOS	outl	4l	m_axi	gmem	pointerl
m_axi_gmem_ARREGION	outl	4l	m_axi	gmem	pointerl
m_axi_gmem_ARUSER	outl	1l	m_axi	gmem	pointerl
m_axi_gmem_RVALID	inl	1l	m_axi	gmem	pointerl
m_axi_gmem_RREADY	outl	1l	m_axi	gmem	pointerl
m_axi_gmem_RDATA	inl	32l	m_axi	gmem	pointerl
m_axi_gmem_RLAST	inl	1l	m_axi	gmem	pointerl
m_axi_gmem_RID	inl	1l	m_axi	gmem	pointerl
m_axi_gmem_RUSER	inl	1l	m_axi	gmem	pointerl
m_axi_gmem_RRESP	inl	2l	m_axi	gmem	pointerl
m_axi_gmem_BVALID	inl	1l	m_axi	gmem	pointerl
m_axi_gmem_BREADY	outl	1l	m_axi	gmem	pointerl
m_axi_gmem_BRESP	inl	2l	m_axi	gmem	pointerl
m_axi_gmem_BID	inl	1l	m_axi	gmem	pointerl
m_axi_gmem_BUSER	inl	1l	m_axi	gmem	pointerl

- Co-simulation transcript/waveform



- Jupyter Notebook execution results



## FIRN11Stream

- Performance

```
=====
== Performance Estimates
=====
+ Timing:
  * Summary:
  +-----+-----+-----+
  | Clock | Target | Estimated | Uncertainty |
  +-----+-----+-----+
  | ap_clk | 10.00 ns | 6.923 ns | 2.70 ns |
  +-----+-----+-----+

+ Latency:
  * Summary:
  +-----+-----+-----+
  | Latency (cycles) | Latency (absolute) | Interval | Pipeline |
  | min | max | min | max | min | max | Type |
  +-----+-----+-----+
  | ? | ? | ? | ? | ? | ? | no |
  +-----+-----+-----+

+ Detail:
  * Instance:
  +-----+-----+-----+
  | Instance | Module | Latency (cycles) | Latency (absolute) | Interval | Pipeline |
  | min | max | min | max | min | max | Type |
  +-----+-----+-----+
  | grp_fir_n11_stm_Pipeline_XPR_LOOP_fm_112 | fir_n11_stm_Pipeline_XPR_LOOP | ? | ? | ? | ? | ? | ? | no |
  +-----+-----+-----+

  * Loop:
  N/A
```

- Utilization

```

=====
== Utilization Estimates
=====
* Summary:
+-----+-----+-----+-----+-----+
| Name | BRAM_18K | DSP | FF | LUT | URAM |
+-----+-----+-----+-----+-----+
| DSP | - | - | - | - | - |
| Expression | - | - | 0 | 42 | - |
| FIFO | - | - | - | - | - |
| Instance | 0 | 33 | 2988 | 1333 | - |
| Memory | - | - | - | - | - |
| Multiplexer | - | - | - | 34 | - |
| Register | - | - | 36 | - | - |
+-----+-----+-----+-----+-----+
| Total | 0 | 33 | 3024 | 1409 | 0 |
+-----+-----+-----+-----+-----+
| Available | 280 | 220 | 106400 | 53200 | 0 |
+-----+-----+-----+-----+-----+
| Utilization (%) | 0 | 15 | 2 | 2 | 0 |
+-----+-----+-----+-----+-----+

+ Detail:
* Instance:
+-----+-----+-----+-----+-----+
| Instance | Module | BRAM_18K | DSP | FF | LUT | URAM |
+-----+-----+-----+-----+-----+
| control_s_axi_U | control_s_axi | 0 | 0 | 154 | 180 | 0 |
| grp_fir_nll_stm_Pipeline_XFER_LOOP_fu_112 | fir_nll_stm_Pipeline_XFER_LOOP | 0 | 33 | 2834 | 1153 | 0 |
+-----+-----+-----+-----+-----+
| Total | 0 | 33 | 2988 | 1333 | 0 |
+-----+-----+-----+-----+-----+

* DSP:
N/A

* Memory:
N/A

* FIFO:
N/A

* Expression:
+-----+-----+-----+-----+-----+
| Variable Name | Operation | DSP | FF | LUT | Bitwidth P0 | Bitwidth P1 |
+-----+-----+-----+-----+-----+
| lret_V_fu_171_p2 | + | 0 | 0 | 40 | 33 | 2 |
| grp_fir_nll_stm_Pipeline_XFER_LOOP_fu_112_pstrmOutput_TREBAY | and | 0 | 0 | 2 | 1 | 1 |
+-----+-----+-----+-----+-----+
| Total | 0 | 0 | 42 | 34 | 3 |
+-----+-----+-----+-----+-----+

* Multiplexer:
+-----+-----+-----+-----+
| Name | LUT | Input Size | Bits | Total Bits |
+-----+-----+-----+-----+
| ap_NS_fsm | 25 | 5 | 1 | 5 |
| pstrmInput_TREBAY_int_regalice | 9 | 2 | 1 | 2 |
+-----+-----+-----+-----+
| Total | 34 | 7 | 2 | 7 |
+-----+-----+-----+-----+

* Register:
+-----+-----+-----+-----+
| Name | FF | LUT | Bits | Const Bits |
+-----+-----+-----+-----+
| ap_CS_fsm | 4 | 0 | 4 | 0 |
| grp_fir_nll_stm_Pipeline_XFER_LOOP_fu_112_ap_start_reg | 1 | 0 | 1 | 0 |
| tap_reg_187 | 31 | 0 | 31 | 0 |
+-----+-----+-----+-----+
| Total | 36 | 0 | 36 | 0 |
+-----+-----+-----+-----+

```

- Interface




```

69 plt.plot(xSeq, inBuffer0, 'b.', xSeq, outBuffer0, 'r.')
70 else:
71     plt.plot(xSeq, inBuffer0, 'b.', xSeq, outBuffer0, 'r.')
72     plt.grid(True)
73     plt.show() # In Jupyter, press Tab + Shift keys to show plot then redo run
74
75     print("=====")
76     print("Exit process")
77
78

```

Entry: /usr/local/share/pynq-venv/lib/python3.8/site-packages/ipykernel\_launcher.py  
 System argument(s): 3  
 Start of "/usr/local/share/pynq-venv/lib/python3.8/site-packages/ipykernel\_launcher.py"  
 Kernel execution time: 0.0016939640045166016 s



Exit process