Final Project Report

SOC Design 系統晶片設計


Group 7

112061603 李柏叡

112061620 郭邑哲


112061621 貢暐家

- \ Block diagram:



二、DMA&Arbiter:


DMA&Arbiter diagram:



1 input buffer and 1 output buffer:

Input buffer:


So: Idle S1: wait Fir_MM read (ss_tdata = Inputbuffer) 52: pull read request to SDRAM (Input buffer = SDRAM - data_0)



Output buffer:

S1: wait Fir_MM write (Output buffer = sm_tdata)

S₂: pull write request to SDRAM (SDRAM - $data_i = 0$ at put buffer)



DMA Configuration register map:


When the fir mm hardware requires data, it does not rely on the CPU for data read or write operations. Instead, it can directly access memory through DMA, thereby accelerating computation speed and enhancing memory access efficiency.

address	bit	•
0X380002AC	[0]	Start
	[1]	Idle
0X380002B0	[31:0]	Read starting address
0X380002B4	[31:0]	Read length
0X380002B8	[31:0]	Write starting address
0X380002BC	[31:0]	Write length


• Arbiter:

The main function of the arbiter is to determine whether DMA or the CPU should access memory at a given moment, enabling concurrent execution of both.

When DMA and CPU both have requests to memory at the same time, arbiter prioritized handling requests from DMA.




State diagram:



三、SDRAM with Pre-fetch:

User Project SDRAM address map				
Bank0	Qsort instruction			
Bank1	Fir & MM data			
Bank2	Fir & MM data			
Bank3	Qsort data			


• SDRAM with Pre-fetch diagram:




• Waveform view:

In order to implement the prefetch functionality, three prefetch buffers have been introduced. These prefetch buffers are designed to anticipate the next instruction, utilizing the three WAIT states following the READ state. If the prediction is successful, the instruction can be read out after only two clock cycles. However, in case of prediction failure, it still requires 8 cycles, and the system proceeds to the next prefetch.

Without Pre-fetch: 32 clocks are required to execute 4 instructions



With Pre-fetch: 14 clocks are required to execute 4 instructions




四、Fir & Matrix multiplication

Both Fir and Matrix multiplication need multiply-add operation. So, we decided to make an accelerator to do fir and matrix multiplication.


Since we want to store matrix A and matrix B in tap ram and data ram, we set the size of these two RAMs to 16 DW.

• Fir & Matrix multiplication diagram:



• Fir & Matrix multiplication architecture:


Using 1 multiplier and 1 adder



• Fir & Matrix multiplication mode:

I. Set tap mode:

Input tap coefficient by using AXI-Stream and store the coefficient in tap RAM . Use a counter to count from 0 to 10 (the counter increases when Fir_mm receives 1 coefficient), then Fir_mm returns to IDLE state.



II. FIR mode:

- --Do Fir (output a data needs 11 cycles)
- -- Use three counters:
- Tap_idx: counting the 11 cycles needed to produce 1 output
- Data_idx: count how many input x received, when it reaches data_length, fir mm return to idle state
- Data A shift: used to calculate data RADDR

III. Matrix multiplication mode:

- --Input matrix A and matrix B using AXI-Stream. (max speed: 32 cycles)
- --Store matrix A in tap RAM and store matrix B in data RAM.
- --After both matrixes are stored in RAM, start the computation.(max speed: 64 cycles)
- -- Use two counters to determine read address:

Tap_idx : count from 0 to 15, then goes back to 0

Data_idx : starts from 0x010, increase 1 every time tap_idx return to 0

	0000	0001	0010	0011		0000	0001	0010	0011	
	0100	0101	0110	0111		0100	0101	0110	0111	
	1000	1001	1010	1011		1000	1001	1010	1011	
	1100	1101	1110	1111		1100	1101	1110	1111	
MATRIX_B (tap RAM) (data_RAM)										
<pre>tap_RADDR = {data_idx[2],data_idx[0],tap_idx[1:0]};</pre>										
<pre>data_RADDR = {tap_idx[1:0],tap_idx[3:2]};</pre>										

IV. Simulation State cycles:

With qsort concurrently executing:

State 1(SET TAP Mode):

92 cycle

State 2(FIR Mode):

916 cycle

State 3(MM Mode):

335 cycle

Total (FIR & MM) finish:

1343 cycle

• Fir & Matrix multiplication synthesis result:

No extra register is needed for the original Fir to support Matrix-multiplication.

+	+	⊦	+	+	+
	Used	Fixed	Prohibited	Available	Util%
CLB LUTs* LUT as Logic LUT as Memory CLB Registers Register as Flip Flop Register as Latch CARRY8 F7 Muxes F8 Muxes	+ 1 171 1 171 1 0 1 75 1 75 1 0 1 8 1 0	H	0 0 0 0 0 0 0 0 0	117120 117120 157600 1234240 234240 234240 124640 158560 29280	0.15 0.15 0.00 0.03 0.03 0.00 0.05 0.00

Observation

Adding prefetch buffers to each individual bank enables successful memory access prefetching even when branching across different banks (Due to parallel execution of software and hardware, there is a probability of continuously switching bank address)


```
time 2
                                                switch bank time?
Ex:
      time 0 switch bank time 1
      (qsort) (FIR and MM) (FIR and MM) (qsort)
     38000300 -> 38000100 -> 38000104 -> 38000304
single bank prefetch buffer:
                                               buffer 3
                                     buffer 2
                         buffer 1
                buffer O
                         38000304 38000308 3800030C 8 cycle
   time 0 :
  miss I flush
   time 1: 38000100 38000104 38000108 3800010C 8cycle
    time 2 : 38000 100
  miss flush
                                                         gcycle
   JOE 0008E 8060008E +060008E
                                                01600086
 four individual bank prefetch buffer:
             bank3_buffer0 bank3_buffer | bank3_buffer2 bank3_buffer3
                                                38000 30 C 8 cycle
    time O : 38000300 38000304 38000308
            bank! _ bufferO bank! _ buffer! bank! _ buffer2 bank! _buffer3
   time 1: 38000 |00 38000 |04 38000 |08 38000 |0 8 chers
  hit | bank1 - buffer 0 bank1 - buffer 1 bank1 - buffer 2 bank1 - buffer 3
                                                38000/0C Jchers
                         38000 lot pit 38000 108
             bank3 - buffer 0 bank3 - buffer 1 bank3 - buffer 2 bank3 - buffer 3 > cycle
   Je 000 30 6 1 10 6 000 30 0 3 8000 30 C
```

Number of cycles required to finish FIR MM QSORT:

Single bank prefetch buffer: 6652 cycle

Four individual bank prefetch buffer: 5773 cycle

• FPGA result



• Github link

https://github.com/ruei7916/SOC-final-project