Course Code	ECE611			
Course Name	Memory Design and Testing			
Credits	4			
Course Offered to	UG/PG			
Course Description	The course gives a detailed view of Memory Design topics from SRAM cell design and constraints.			
Pre-requisites Pre-requisites				
Pre-requisite (Mandatory)	Pre-requisite (Desirable)	Pre-requisite(other)		
Digital circuits; Basic MOS Theory; Basic				
Electronics Desirable: Basic Computer				
Architecture; PSPICE/ Eldo know-how				
Post Conditions				
CO1	CO2	CO3	CO4	CO5
		Design of Data Path and Control circuits	Concept of Yield and trade-off with	Overview of Memory Test Requirements
Evaluate and Design SRAM Cell	Evaluate Memory Architecture	for (Non Volatile) Memory operations	performance	and Test Flow
Weekly Lecture Plan				
Week Number	Lecture Topic	COs Met	Assignment/Labs/Tutorial	
Week 1	Memory Hierarchy and Types			
Week 2-3	Metrics			
	Memory Read/ Write Path - Address to Q			
	path (Decoders to Sense Amplifiers and			
Week 4-5	associated timing circuits)			
	Case Studies:			
	1) High Speed Memory			
Week 6-7	2) Low Voltage Memory			
	DRAM array design and related constraints			
Week 7	(refresh rate)			
	DRAM interface – address decoding;			
Week 8-9	pipelining; date interface; charge pumps			
	Non Volatile Memory Cell – Basic Principle			
Week 10	and Operation			
Week 11	Read/ Program/ Erase Path (including)			
Week 12	Case Study 2 Reliability Considerations of NVM,			
Week 13	Testability, Yield and Repair			
Week 13	restability, rield and repail			
Assessment Plan				
Type of Evaluation	% Contribution in Grade			
Homework	20			
Class tests / quizzes	20			
Mid-Sem	30			
End-Sem	30			
Resource Material				
Туре	Title			
Reference	Digital Integrated Circuits: A Design Perspective: J.M. Rabaey, Anantha Chandrakasan, Borivoje Nikolik; Prentice Hall			
Reference	CMOS Digital Integrated Circuits: Yusuf Leblebici and Sung-Mo Kang; Tata McGraw Hill			
Reference	Reference: Flash Memory: Paolo Cappelletti, Carla Golla, Piero Olivo, Enrico Zononi; Kluwer Academic Publishers			