Basic Physics (~70 MCQ) 1. Coulombââ, ¬â, ¢s law defines the force between: a) Two moving charges b) Two point charges at rest âÅ"â€! c) A charge and a magnetic field d) A current -carrying wire and a charge 2. The SI unit of electric flux is: a) Volt b) Coulomb c) NewtonÃ,·meterÃ,²/Coulomb âÅ"… d) Tesla 3. Gaussââ, ¬â,¢s law is applicable to: a) Only point charges b) Any closed surface âÅ"… c) Open surfaces d) Conductors only 4. Electric potential at a point is: a) Energy per unit charge âÅ "… b) Force per unit charge c) Charge per unit en ergy d) None of these 5. Faraday $\tilde{A}\phi\hat{a}$, $-\hat{a}$, ϕ s law relates: a) Electric field and charge b) Induced EMF and rate of change of magnetic flux âÅ"â€l c) Current and resistance d) Voltage and capacitance 6. Maxwellââ, ¬â,¢s equations describe: a) Motion of electrons b) Electromagnetic fields $\tilde{A}\phi A^{\dot{\alpha}}$ (c) Quantum particles d) Wave propagation in air only 7. The speed of light in vacuum is: a) $3\tilde{A}f\hat{a}e^{\alpha}$ (10 \tilde{A} , $\tilde{A}^{\dot{\alpha}}$ m/s b) 3Ã/—10ââ€⟨Âμ m/s c) 3Ã/—10ââ€⟨Â, m/s âÅ"â€| d) 3Ã/—10Ã,¹Ã¢â€⟨° m/s 8. Photoelectric effect demonstrates that light: a) Travels in waves b) Has particle nature \tilde{A} ¢ \tilde{A} ' \hat{a} ¢|c) Is longitudinal d) Has no energy 9. Compton effect proves: a) Wave nature of light b) Particle nature of light âÅ'â€| c) Magnetic field effect d) Electric field effect 10. De Broglie wavelength is associated with: a) Photons b) Electrons and matter particles ŢÅ"… c) Only protons d) Only neutrons 11. Phase velocity is: a) Velocity of energy transfer b) Velocity of wave crests âÅ"â€| c) Same as group velocity d) None of these 12. Group velocity is: a) Speed of individual wave b) Speed of envelope of wave packet âÅ'… c) Always greater than phase velocity d) Zero 13. Quantum theory of light was proposed by: a) Newton b) Einstein âÅ'â€∣ c) Maxwell d) Planck 14. X-ray diffraction is used to study: a) Atomic structure âÅ"‹ b) Magnetic field c) Electric circuits d) Sound waves 15. Wave function in quantum mechanics represents: a) Probability amplitude âÅ'… b) Energy only c) Force d) Velocity 16. The integral of electric field over a closed surface equals: a) Zero b) Charge enclosed/εâ'â,¬Ã¢Å"… c) Current enclosed d) Voltage 17. Magnetic field is produced by: a) Static charges b) Moving charges âÅ"â€! c) Stationary neutral objects d) Heat only 18. Faradayââ,¬â,¢s law is a consequence of a) Conservation of energy $\tilde{A}\phi A^{\dagger} \hat{a} \in 0$ Dohm $\tilde{A}\phi \hat{a}, -\hat{a}, \phi \hat{a}$ law d) Kirchoff $\tilde{A}\phi \hat{a}, -\hat{a}, \phi \hat{b}$ law 19. Unit of magnetic flux is: a) Tesla b) Weber âÅ'â€| c) Ampere d) Henry 20. Lorentz force acts on: a) Stationary char ge b) Moving charge in magnetic field âÅ"… c) Neutral particles d) Light only 21. Capacitance is defined as: a) Q/V âÅ"… b) V/Q c) I/R d) P/V 22. Energy stored in a capacitor: a) \tilde{A} , $\hat{A}^{1/2}$ CV \tilde{A} , \hat{A}^{2} \tilde{A} ¢ \hat{A} ' \hat{a} €| b) CV \tilde{A} , \hat{A}^{2} c) 2CV \tilde{A} , \hat{A}^{2} d) C/V \tilde{A} , \hat{A}^{2} 23. Inductor opposes: a) Voltage b) Current change \tilde{A} ¢ \tilde{A} ' \hat{a} €| c) Resistan ce d) Power 24. RLC circuit resonates when: a) XL = XC âÅ'… b) XL > XC c) XL < XC d) R = 0 25. Electric field inside a conductor is: a) Maximum b) Zero âÅ"… c) Depends on charge d) Constant 26. Magnetic flux density is measured in: a) Tesla âÅ"… b) Weber c) Henry d) Ampere 27. Ampereââ, ¬â, ¢s law relates: a) Current and magnetic field âÅ 'â€| b) Voltage and resistance c) Capacitance and charge d) Energy and power 28. Biot-Savart law gives: a) Force on a charge b) Magnetic field due to current element âÅ'â€| c) Electric field d) Voltage 29. Self-inductance unit is: a) Henry âÅ'â€| b) Farad c) Ohm d) Tesla 30. Mutual inductance occurs between: a) Two resistors b) Two coils âÅ"… c) Capacitor and coil d) Wire and battery 31. Maxwell added which term to Ampereââ, ¬â, ¢s law? a) Displacement current âÅ"… b) Conduction current c) Electric flux d) Magnetic flux 32. Electromagnetic waves are: a) Longitudinal b) Transverse âÅ"… c) Stationary d) Random 33. Energy of a photon: a) $\inf \tilde{A}\phi \hat{A}$ " $\hat{a}\in \hat{b}$ b) h/fc) h+fd) $\inf \tilde{A}$, \hat{A}^2 34. Threshold frequency in photoelectric effect depends on: a) Intensity b) Metal type âÅ'‹ c) Distance from source d) Angle of incidence 35. Quantum number n indicates: a) Angular momentum b) Principal energy level âÅ"… c) Magnetic orientation d) Spin 36. Planck constant h has units: a) JouleÃ,·second âÅ"… b) Volt c) Coulomb d) AmpereÃ,·second 37. Compton wavelength for mula is: a) $\tilde{A}\tilde{Z}\hat{A}xc = h/mc$ $\tilde{A}\xi\hat{A}$ \hat{C} $\hat{A}\hat{Z}\hat{A}xc = mc/h$ c) $\tilde{A}\tilde{Z}\hat{A}xc = h\tilde{A}$, \hat{A}^2/m d) $\tilde{A}\tilde{Z}\hat{A}xc = h\tilde{A}$, \hat{A}^2/m d) $\tilde{A}\tilde{Z}\hat{A}xc = h\tilde{A}$, \hat{A}^2/m d) $\tilde{A}\tilde{Z}\hat{A}xc = h\tilde{A}$, \tilde{A}^2/m d) $\tilde{A}\tilde{Z}\hat{A}xc = h\tilde{A}xc$ h/m 38. X-ray wavelength is in the range: a) 0.01 ââ, ¬â€œ10 nm âÅ'ဦ b) 1ââ, ¬â€œ100 ÃŽÂ'¼m c) 100 ââ, ¬â€œ1000 nm d) 10 ââ, ¬â€œ100 cm 39. Electromagnetic spectrum order (low to high frequency): a) Radio, Microwave, IR, Visible, UV, X -ray, Gam ma â'â€∣ b) X-ray, UV, Visible, IR, Microwave, Radio c) Gamma, X-ray, UV, Visible, IR, Microwave, Radio d) Radio, IR, Microwave, Visible, UV, Xray, Gamma 40. Photoelectric current depends on: a) Light frequency b) Light intensity âÅ "â¢| c) Metal temperature d) None 41. Heisenberg uncertainty principle relates: a) Energy and time âÅ'â€| b) Position and momentum âÅ'â€| c) Force and mass d) Both a & b âÅ'â€| 42. Wave equation describes: a) Electric field only b) Magnetic field only c) Propagation of waves âÅ'‹ d) Particle motion 43. EM wave in vacuum travels at: a) $3\tilde{A}f\hat{a}$ e $3\tilde{A}f\hat$ Polarization of light involves: a) Frequency change b) Direction change of E vector \tilde{A} ¢ \hat{A} ' \hat{a} €|c) Amplitude only d) Wavelength only 45. Brewster¢â,¬â,¢s angle gives: a) Total reflection b) Zero reflection for one polarization ¢Å'â€| c) Maximum reflection d) None 46. Critical angle is related to: a) Refraction âÅ'â€| b) Diffraction c) Polarization d) Interference 47. Phase difference of 180Ã,° gives: a) Constructive interference b) Destructive interference âÅ"… c) No interference d) Random waves 48. Energy of X -ray photon is: a) E = hf âÅ"… b) E = h/f c) E = hfÃ,² d) E = f/h 49. Quantum tunneling explains: a) Classical reflection b) Particle crossing potential barrier âÅ 'â€' c) Wave interference d) Magnetic effect 50. Electron diffraction proves: a) Partic le nature b) Wave nature $\tilde{A}\phi$ Å " $\hat{a}\in$ c) EM wave d) Photoelectric effect 51. Wavefunction normalization ensures: a) Energy conservation b) Total probability = 1 âÅ "â€| c) Momentum conservation d) Mass conservation 52. SchrÃf¶dinger equation is; a) Time - independent âÅ"†b) Time -dependent âÅ"†c) Both d) None 53. Potential energy in quantum well is: a) Infinite b) Zero c) Finite âÅ'… d) Negative 54. Electron in hydrogen atom has: a) Continuous energy b) Quantized energy âÅ'… c) Zero energy d) Infinite energy 55. First Boh r orbit radius: a) 0.529 Ãfâ€| b) 0.529 nm âÅ"â€| c) 5.29 nm d) 5.29 cm 56. Photon momentum is: a) p = mv b) $p = hf/c \tilde{A} \not c \tilde{A} \stackrel{\circ}{a} \in (c)$ p = h/f d) p = mc 57. Heisenberg principle formula: a) $\tilde{A} \not Z \hat{a} \in \tilde{A} \not Z \hat{a} \not Z \hat{a} \in \tilde{A} \not Z \hat{a}$ ÃŽâ€xÃŽâ€p â‰Â¤ Ã,§/2 c) ÃŽâ€EÁŽâ€t â‰Â¤ Ã,§ d) ÃŽâ€EÃŽâ€t â‰Â¥ Ã,§ 58. Group velocity < Phase velocity in: a) Norma l dispersion b) Anomalous dispersion $\tilde{A} \not c \tilde{A}' \hat{a} \in C'$ Vacuum d) Free space 59. Standing wave forms due to: a) Single wave b) Superposition âÅ'倦 c) Refraction d) Diffraction 60. Node is point of: a) Maximum amplitude b) Zero amplitude âÅ'倦 c) Half amplitude d) Random amplitude 61. Antin ode is point of: a) Maximum amplitude âÅ'‹ b) Zero amplitude c) Half amplitude d) Random amplitude 62. EM wave energy density: a) $u = \tilde{A}Z\tilde{A}\mu\tilde{A}\phi\hat{a}\in \tilde{S}\hat{a}, \neg E\tilde{A}, \hat{A}^2/2 \tilde{A}\phi\hat{A}^*\hat{a}\in b$ $u = \tilde{A}Z\tilde{A}^1/4\tilde{A}\phi\hat{a}\in \tilde{S}\hat{a}, \neg H\tilde{A}, \hat{A}^2$ c) u = EH d) u = 0 63. Maxwell predicts: a) EM waves travel at speed of light âÅ'â€| b) EM waves are longitudinal c) EM waves have mass d) EM waves stationary 64. Quantum of light is: a) Electron b) Photon âÅ'â€| c) Neutron d) Proton 65. Wavelength of electron decreases with: a) Increasing momentum âÅ'â€| b) Decreasing momentum c) Constant d) None 66. Principle of superposition applies to: a) Linear systems Å&Å'â&! b) Nonlinear systems c) Magnetic fields only d) Electric fields only 67. Electric field inside a

hollow conductor: a) Zero \tilde{A} & \tilde{A} ' \tilde{a} \in | b) Non -zero c) Depends on shape d) Depends on charge 68. Magnetic permeability of free space: a) $4\tilde{A}\tilde{a}$, $-\tilde{A}f\tilde{a}$ \in " $10\tilde{A}$ & \tilde{a} \in \tilde{A} · \tilde{A} \tilde{A} \tilde{a} \in " \tilde{a} · \tilde{A} · \tilde{a} \in " $10\tilde{A}$ & \tilde{a} \in " $10\tilde{A}$ · \tilde{a} \in " $10\tilde{A}$ · \tilde{a} \in " $10\tilde{A}$ · \tilde{a} ·

uses how many digits? a) 2 b) 8 $\tilde{A}\phi$ Å " $\hat{a}\xi$ | c) 10 d) 16 3. The hexadecimal number system uses how many digits? a) 8 b) 10 c) 16 $\tilde{A}\phi$ Å " $\hat{a}\xi$ | d) 2 4. Which of the following is NOT an input device? a) Keyboard b) Mouse c) Printer âÅ"†d) Scanner 5. CPU stands for: a) Central Processing Unit ŢÅ"†b) Central Peripheral Unit c) Control Processing Unit d) Computer Processing Unit 6. The main function of the CPU is: a) Storage of data b) Processing of data $\tilde{A}\phi$ Å " $\hat{a}\xi$ | c) Communication d) Display 7. RAM is: a) Volatile memory $\tilde{A}\phi$ Å " $\hat{a}\xi$ | b) Non -volatile memory c) Secondary storage d) Input device 8. ROM is: a) Volatile memory b) Non-volatile memory âÅ"… c) Cache memory d) Input device 9. Which of the following is secondary storage? a) RAM b) Hard Disk âÅ"â€l c) Cache d) Register 10. Which of the following is an example of application software? a) Windows OS b) Microsoft Word âÅ'†c) BIOS d) Device driver 11. Operating system manages: a) Hardware resources âÅ'… b) Only so ftware c) Only memory d) Only CPU 12. Assembly language uses: a) Binary code b) Mnemonics âÅ'… c) High -level commands d) Natural language 13. Early computers used which number system? a) Binary b) Decimal âÅ"â€∣ c) Octal d) Hexadecimal 14. First generation computers used: a) Vacuum tubes ŢÅ'‹ b) Transistors c) ICs d) Microprocessors 15. Second generation computers used: a) Vacuum tubes b) Transistors A¢Å 'a€ c) ICs d) Microprocessors 16. Third generation computers used: a) Vacuum tubes b) Transistors c) ICs âÅ'… d) Microprocessors 17. Fourth generati on computers used: a) Vacuum tubes b) Transistors c) ICs d) Microprocessors âÅ'… 18. Which is NOT a main component of a computer? a) CPU b) Memory c) Printer âÅ "â€| d) I/O devices 19. The ALU performs: a) Arithmetic and logical operations âÅ"… b) Only arithmetic c) Only logi c d) Data storage 20. The CU (Control Unit) manages: a) Arithmetic operations b) Instruction execution âÅ'â€| c) Data storage d) Input/output 21. BIOS is stored in: a) RAM b) ROM âÅ'â€| c) Cache d) Register 22. Number of bits in a byte: a) 4 b) 8 $\tilde{A}\phi A^{\circ}aC_{\circ}$ c) 16 d) 32 23. 1 KB = ? a) 1024 Bytes $\tilde{A}\phi A^{\circ}aC_{\circ}$ b) 1000 Bytes c) 512 Bytes d) 2048 Bytes 24. Internet is an example of a) LAN b) MAN c) WAN âÅ"… d) PAN 25. Which is a type of software? a) Operating system âÅ"… b) Compiler âÅ"… c) Word processor âÅ"… d) All of the above âÅ"… 26. Binary addition: 101 + 110 = ? a) 1001 âÅ "… b) 111 c) 1010 d) 1100 27. Decimal 15 in binary is: a) 1010 b) 1111 âÅ'â€| c) 1101 d) 1001 28. Decimal 255 in hexadecimal is: a) 0xFF âÅ'â€| b) 0xAA c) 0xF0 d) 0xFE 29. The fastest memory in computer is: a) RAM b) Cache âÅ⁺… c) ROM d) Hard Disk 30. Number of general purpose registers in 8086: a) 4 b) 8 ŢÅ"… c) 16 d) 2 31. What is the base of the hexadecimal system? a) 2 b) 8 c) 10 d) 16 Ţœâ€¦ 32. A nibble consists of: a) 2 bits b) 4 bits ŢÅ"… c) 8 bits d) 16 bits 33. CPU clock speed is measured in: a) Hertz Ţœâ€¦ b) Volt c) Ampere d) Joule 34. Program that translates high-level language to machine code: a) Compiler âÅ'‹ b) Assembler c) Interpreter d) Loader 35. Which memory is used to store BIOS? a) ROM ŢÅ'… b) RAM c) Cache d) Register 36. The main memory is: a) RAM Å¢Å'â€| b) ROM c) Hard Disk d) Cache 37. Cache memory is located: a) Between CPU and main memory âÅ"â€l b) On hard disk c) In I/O device d) In printer 38. The smallest unit of data in a computer: a) Byte b) Bit âÅ'… c) Nibble d) Word 39. ASCII is used for: a) Images b) Text âÅ'… c) Audio d) Video 40. Unicode supports: a) English only b) Multip le languages âÅ"… c) Binary d) Hexadecimal 41. Operating system is: a) System software ŢÅ"â€| b) Application software c) Firmware d) Hardware 42. Instruction cycle consists of: a) Fetch âÅ"â€| b) Decode âÅ"â€| c) Execute $\tilde{A}\phi A^{\circ}a = d$ (d) All of the above $\tilde{A}\phi A^{\circ}a = d$ (3). Which of the following is NOT a high-level language? a) C b) Python c) Assembly $\tilde{A}\phi A^{\circ}a = d$ (d) Java 44. HDD stores data in: a) RAM b) Magnetic disks âÅ "â€| c) SSD d) Cache 45. SSD is faster than HDD because: a) Uses flash memory âÅ'… b) Uses magnetic disks c) Less durable d) Has moving parts 46. Input devices convert : a) Digital â†â€™ Analog b) Human data â†â€™ Digital âÅ"… c) Digital â†â€™ Human readable d) None 47. Output devices convert: a) Digital â†â€™ Analog b) Digital â†â€™ Human readable âÅ"… c) Analog â†â€™ Digital d) None 48. Primary memory is: a) Volatile âÅ"… b) Non -volatile c) Permanent d) Secon dary 49. Secondary memory is: a) Volatile b) Non-volatile âÅ"… c) Faster than RAM d) Registers 50. Software that helps run other programs: a) Operating system $\tilde{A}\phi A^{\hat{a}} = 0$ Application c) Utility d) Driver 51. Early computer $\tilde{A}\phi \hat{a}$, $\neg A^{\hat{a}} = 0$ Used: a) Transistors b) Vacuum tubes $\tilde{A} \not\in A$ " $\hat{a} \in [c]$ (c) ICs d) Microprocessors 52. Which is NOT a characteristic of computer? a) Speed b) Accuracy c) Emotions âÅ'… d) Storage 53. Binary subtraction: 1010 - 0110 = ? a) 0100 âÅ'… b) 1001 c) 0011 d) 1110 54. ASCII stands for: a) American Standard Code for Information Interchange âÅ"†b) Au tomatic System Code for Input c) Analog Standard Code for Information d) All of the above 55. Word length in 8086 microprocessor: a) 8-bit b) 16 -bit âÅ"‹ c) 32 -bit d) 64 -bit 56. Early computers were used mainly for: a) Gaming b) Calculations âÅ"… c) Internet browsing d) Social media 57. Input to CPU is through: a) Registers âÅ "… b) ALU c) CU d) Memory 58. Output from CPU is via: a) Registers b) Memory c) I/O devices âÅ"… d) ALU 59. Instruction set architecture defines: a) Hardware b) Software c) CPU instructions âÅ"â€| d) Memory only 60. Which dev ice connects a computer to the internet? a) Router âÅ"â€| b) Printer c) Keyboard d) Monitor Electrical Circuits (~60 MCQ) 1. Ohmââ, ~â,¢s law states: a) V = IR âÅ "â€| b) P = IVÃ,² c) I = V/P d) $V = I\tilde{A}, \hat{A}^2R$ 2. In a series circuit, the current is: a) Same in all elements $\tilde{A}\not\in \hat{A}^t : \hat{a}\in \hat{A}^t$ b) Different in each element c) Zero d) Depends on voltage only 3. In a parallel circuit, the voltage across each branch is: a) Same âÅ''‹ b) Different c) Zero d) Depends on resistance 4. Kirchhoffââ,¬â,¢s Current Law (KCL) is based on: a) Energy conservation b) Charge conservation âÅ "â€| c) Ohmââ,¬â,¢s law d) Faradayââ,¬â,¢s law 5. Kirchhoffââ,¬â,¢s Voltage Law (KVL) is based on: a) Energy conservation âÅ "â€| b) Charge conservation c) Power conservation d) Resistance law 6. Power in a resistive circuit: a) $P = VI \tilde{A} \not c \tilde{A}$ " $\hat{a} \in [b] P = V\tilde{A}, \hat{A}^2/R \tilde{A} \not c \tilde{A}$ " $\hat{a} \in [c] P = I\tilde{A}, \hat{A}^2R \tilde{A} \not c \tilde{A}$ " " $\hat{a} \in [c] P = I\tilde{A}, \hat{A}^2R \tilde{A} \not c \tilde{A}$ " " $\hat{a} \in [c] P = I\tilde{A}, \hat{A}^2R \tilde{A} \not c \tilde{A}$ " " $\hat{a} \in [c] P = I\tilde{A}, \hat{A}^2R \tilde{A} \not c \tilde{A}$ " " $\hat{a} \in [c] P = I\tilde{A}, \hat{A}^2R \tilde{A} \not c \tilde{A}$ " " $\hat{a} \in [c] P = I\tilde{A}, \hat{A}^2R \tilde{A} \not c \tilde{A}$ " " $\hat{a} \in [c] P = I\tilde{A}, \hat{A}^2R \tilde{A} \not c \tilde{A}$ " " $\hat{a} \in [c] P = I\tilde{A}, \hat{A}^2R \tilde{A} \not c \tilde{A}$ " " $\hat{a} \in [c] P = I\tilde{A}, \hat{A}^2R \tilde{A} \not c \tilde{A}$ " " $\hat{a} \in [c] P = I\tilde{A}, \hat{A}^2R \tilde{A} \not c \tilde{A}$ " " $\hat{a} \in [c] P = I\tilde{A}, \hat{A}^2R \tilde{A} \not c \tilde{A}$ " " $\hat{a} \in [c] P = I\tilde{A}, \hat{A}^2R \tilde{A} \not c \tilde{A}$ " " $\hat{a} \in [c] P = I\tilde{A}, \hat{A}^2R \tilde{A} \not c \tilde{A}$ " " $\hat{a} \in [c] P = I\tilde{A}, \hat{A}^2R \tilde{A} \not c \tilde{A}$ " " $\hat{a} \in [c] P = I\tilde{A}, \hat{A}^2R \tilde{A} \not c \tilde{A}$ " " $\hat{a} \in [c] P = I\tilde{A}, \hat{A}^2R \tilde{A} \not c \tilde{A}$ " " $\hat{a} \in [c] P = I\tilde{A}, \hat{A}^2R \tilde{A} \not c \tilde{A}$ " " $\hat{a} \in [c] P = I\tilde{A}, \hat{A}^2R \tilde{A} \not c \tilde{A}$ " " $\hat{a} \in [c] P = I\tilde{A}, \hat{A}^2R \tilde{A} \not c \tilde{A}$ " " $\hat{a} \in [c] P = I\tilde{A}, \hat{A}^2R \tilde{A} \not c \tilde{A}$ " " $\hat{a} \in [c] P = I\tilde{A}, \hat{A}^2R \tilde{A} \not c \tilde{A}$ " " $\hat{a} \in [c] P = I\tilde{A}, \hat{A}^2R \tilde{A} \not c \tilde{A}$ " " $\hat{a} \in [c] P = I\tilde{A}, \hat{A}^2R \tilde{A} \not c \tilde{A}$ " " $\hat{a} \in [c] P = I\tilde{A}, \hat{A}^2R \tilde{A} \not c \tilde{A}$ " " $\hat{a} \in [c] P = I\tilde{A}, \hat{A}^2R \tilde{A} \not c \tilde{A}$ " " $\hat{a} \in [c] P = I\tilde{A}, \hat{A}^2R \tilde{A} \not c \tilde{A}$ " " $\hat{a} \in [c] P = I\tilde{A}, \hat{A}^2R \tilde{A} \not c \tilde{A}$ " " $\hat{a} \in [c] P = I\tilde{A}, \hat{A}^2R \tilde{A} \not c \tilde{A}$ " " $\hat{a} \in [c] P = I\tilde{A}, \hat{A}^2R \tilde{A} \not c \tilde{A}$ " " $\hat{a} \in [c] P = I\tilde{A}, \hat{A}^2R \tilde{A} \not c \tilde{A}$ " " $\hat{a} \in [c] P = I\tilde{A}, \hat{A}^2R \tilde{A} \not c \tilde{A}$ " " $\hat{a} \in [c] P = I\tilde{A}, \hat{A}^2R \tilde{A} \not c \tilde{A}$ " " $\hat{a} \in [c] P = I\tilde{A}, \hat{A}^2R \tilde{A} \not c \tilde{A}$ " " $\hat{a} \in [c] P = I\tilde{A}, \hat{A}^2R \tilde{A} \not c \tilde{A}$ " " $\hat{a} \in [c] P = I\tilde{A}, \hat{A}^2R \tilde{A} \not c \tilde{A}$ " " $\hat{a} \in [c] P = I\tilde{A}, \hat{A}^2R \tilde{A} \not c \tilde{A}$ " " $\hat{a} \in [c] P = I\tilde{A}, \hat{A}^2R \tilde{A} \not c \tilde{A}$ " " $\hat{a} \in [c] P = I\tilde{A}, \hat{A}^2R \tilde{A} \not c \tilde{A}$ " " $\hat{a} \in [c] P = I\tilde{A}, \hat{A}^2R \tilde{A} \not c \tilde{A}$ " " $\hat{a} \in [c] P = I\tilde{A}, \hat{A} \not c \tilde{A}$ " " $\hat{a} \in [c$ 7. Voltage divider formula: a) $Vx = V(Rx/Rtotal) \tilde{A}\phi \dot{A}^{\dagger} \hat{a} \in \dot{b}$ b) Vx = IR c) Vx = V/R d) $Vx = IR \tilde{A}, \hat{A}^2 8$. Current divider formula applies to: a) Series circuit b) Parallel circuit $\tilde{A}\phi A^{*}\hat{a}\in C$ Both d) None 9. The venin $\tilde{A}\phi \hat{a}, \hat{a}, \hat{b}$ theorem simplifies a circuit to: a) Voltage source and series resistor âÅ"… b) Current

source and series resistor c) Voltage source and parallel resistor d) Current source and parallel resistor 10. Norton \$\hat{A}\psi_n^-\hat{a}, \psi\$ theorem simplifies a circuit to: a) Current source and parallel resistor \$\hat{A}\psi_n^4\hat{A}\psi_n^2\hat{B}|\$ b) Voltage source and series resistor c) Current source and series resistor d) Voltage source and parallel resistor 11. Maximum power transfer occurs when: a) Load \$R = Source R \hat{A}\psi_n^4\hat{A}\psi_n^2\hat{B}|\$ b) Load \$R > Source R c)\$ Load \$R < Source R d)\$ Load \$R = 0 12\$. Superposition theorem is applicable for: a) Linear circuits \$\hat{A}\psi_n^4\hat{A}\psi_n^2\hat{B}|\$ b) Non -linear circuits c) Series circuits only d) Parallel circuits only 13. Resistance unit is: a) Ohm \$\hat{A}\psi_n^4\hat{A}\psi_n^2\hat{B}|\$ b) Volt c) Ampere d) Watt 14. Voltage unit is: a) Ohm b) Volt \$\hat{A}\psi_n^4\hat{A}\psi_n^2\hat{B}|\$ c) Ampere d) Watt 15. Current unit is: a) Ohm b) Volt \$\hat{C}\psi_n^4\hat{A}\psi_n^2\hat{B}|\$ b) Henry \$\hat{C}\psi_n^4\hat{A}\psi_n^2\hat{B}|\$ b) Farad c) Ohm d) Tesla 18. Capacitors in series: a) \$1/Ceq = \hat{A}\hat{A}\hat{A}\psi_n^2\hat{A}\psi_n^2\hat{B}|\$ b) Ceq = \$\hat{A}\hat{A}\hat{A}\hat{B}\hat{C}|\$ b) Ceq = \$\hat{A}\hat{A}\hat{A}\hat{B}\hat{C}|\$ b) Ceq = \$\hat{A}\hat{A}\hat{A}\hat{B}\hat{C}|\$ b) Ceq = \$\hat{A}\hat{A}\hat{A}\hat{B}\hat{C}|\$ c) Ceq = \$\hat{A}\hat{A}\hat{A}\hat{B}\hat{C}|\$ d) Ceq = \$None 20. Inductors in series: a) \$Leq = \$\hat{A}\hat{A}\hat{B}\hat{A}\hat{A}\hat{A}\hat{B}\hat{L}|\$ d) None 22. RLC series circuit resonance condition: a) \$XL = XC \hat{A}\hat{A}\hat{A}\hat{A}\hat{B}\hat{L}|\$ b) \$1/Leq = \$\hat{A}\hat{A}\hat{B}\hat{L}|\$ d) \$XL > XC c) \$XL < XC d) \$R = 0 23\$. Reactance of inductor: a) \$XL = 2\hat{A}\hat{A}\hat{A}\hat{A}\hat{B}\hat{B}\hat{B}|\$ b) \$XL = \$1/2\hat{A}\hat{A}\hat{A}\hat{B}\hat{B}\hat{B}|\$ b) \$Z = \$R + XL + XC c) \$Z = \$R/(XL - XC) d) \$Z = \$R\hat{A}\hat{A}\hat{A}\hat{A}\hat{B}\hat{B}\hat{B}|\$ b) \$Z = \$R + XL + XC c) \$Z = \$R/(XL - XC) d) \$Z = \$R\hat{A}\hat{A}\hat{A}\hat{A}\hat{A}\hat{A}\ha

 $+ C\tilde{A}, \hat{A}^2$ 26. Power factor = $\cos\tilde{A}\check{Z}\hat{A}$, $\tilde{A}\check{Z}\hat{A}$, is: a) Phase difference between voltage and current $\tilde{A}\not\in A$ " $\hat{a}\in A$ " b) Voltage c) Current d) Resistance 27. Energy stored in inductor: a) $W = \tilde{A}, \hat{A}^{1/2} LI\tilde{A}, \hat{A}^{2} \tilde{A} \not\in \hat{A}' \hat{a} \in \hat{b}$ $W = \tilde{A}, \hat{A}^{1/2} CV\tilde{A}, \hat{A}^{2} c$ $W = I\tilde{A}, \hat{A}^{2}R d$ W = VI 28. Energy stored in capacitor: a) $W = \tilde{A}, \hat{A}^{1/2} CV\tilde{A}, \hat{A}^{2} \tilde{A} \notin \hat{A}^{c} \hat{A}^{c} = \hat{A} \notin \hat{A}^{c} = \hat{A}^{c} =$ analysis âÅ"… b) Series analysis c) Superposition d) None 30. Mesh current method is used for: a) Series analysis b) Loop analysis âÅ"… c) Node analysis d) Both 31. Source transformation converts: a) Voltage source + series R â†â€™ Current source + parallel R âÅ 'â€' b) Current source + parallel R â†â€™ Voltage source + series R âÅ"â€| c) Both a & b âÅ"â€| d) None 32. Dependent source is: a) Independent voltage b) Controlled by another circuit variable âÅ'â€| c) Uncontrol led d) Always current source 33. Capacitor blocks: a) DC âÅ"… b) AC c) Both d) None 34. Inductor blocks: a) AC âÅ"… b) DC c) Both d) None 35. Time constant of RC circuit: a) Ä = RC \tilde{A} ¢ \tilde{A} " \hat{a} \in 1 b) \tilde{A} \hat{a} \in 2 = L/R c) \tilde{A} \hat{a} 0 \tilde{A} \hat{a} 0 = 1/RC 36. Time constant of RL circuit: a) \tilde{A} \hat{a} 0 = RC b) \tilde{A} \hat{a} 0 = L/R \tilde{A} ¢ \tilde{A} " \hat{a} 0 c) \tilde{A} \hat{a} 0 = R/L d) \tilde{A} 1 = R/L d) \tilde{A} 2 = R/L d) \tilde{A} 3 = R/L d) \tilde{A} 4 = R/L d) \tilde{A} 3 = R/L d) \tilde{A} 4 = R/L d) \tilde{A} 3 = R/L d) \tilde{A} 4 = R/L d) \tilde{A} 3 = R/L d) \tilde{A} 4 = R/L d) \tilde{A} 3 = R/L d) \tilde{A} 4 = R/L d) $\tilde{A$ d) $\tilde{A}\hat{a}\in \tilde{z}=1/L$ 37. For AC series RLC, resonance frequency: a) $f=1/2\tilde{A}\hat{a}$, $\neg \tilde{A}\not\in E\dagger A_iLC$ $\tilde{A}\not\in A'$ $\hat{a}\in B$ b) $f=\tilde{A}\not\in E\dagger A_iLC$ c) $f=2\tilde{A}\hat{a}$, $\neg \tilde{A}\not\in E\dagger A_iLC$ d) f= LC 38. In resonance, current is: a) Minimum b) Maximum âÅ'â€l c) Zero d) Constant 39. Voltage across L or C at resonance: a) Less than supply b) Equal to supply c) Can be greater than supply âÅ'… d) Zero 40. RMS value of sinusoidal current: a) Imax b) Imax/âˆÅ¡2 âÅ"… c) Imax/2 d) âˆÅ¦2 Imax 41. RMS value of sinusoidal voltage: a) Vmax b) Vmax/âˆÅ¦2 âÅ"… c) Vmax/2 d) âˆÅ¦2 Vmax 42. Average power in AC circuit: a) Vrms Ãfâ€" Irms Ãfâ€" cosÃŽÂ, âÅ"… b) Vrms Ãf â€" Irms Ãfâ€" sinÃŽÂ, c) Vrms Ãfâ€" Irms d) $R\tilde{A}, \hat{A}^2 + (XL - XC)\tilde{A}, \hat{A}^2$ 44. Admittance Y = a) $1/Z \tilde{A} \not \in \hat{A}$ ' $\hat{a} \in \hat{b}$ Z c) R/Z d) Z/R 45. Phase angle $\tilde{A} \hat{a} \in \hat{a} \in \hat{A} \times \tilde{A}, \hat{A}^1((XL - XC)/R)$ \tilde{A} ¢ \tilde{A} "(XL - XC)(XL is used for: a) Resistors âÅ'â€| b) Capacitors âÅ'â€| c) Inductors âÅ'â€| d) All âÅ'â€| 47. Delta to Wye conversion is used for: a) Resistors âÅ"… b) Capacitors âÅ"… c) Inductors âÅ"… d) All âÅ"… 48. RMS voltage of triangular waveform: a) Vm/âˆÅ;2 b) $Vm/\tilde{A}\phi\ddot{E}^{\dagger}A_{i}^{3}\tilde{A}\phi\dot{A}^{a}\tilde{C}^{\dagger}$ c) Vm/2 d) Vm49. In AC circuits, instantaneous power: a) $p = vi\tilde{A}\phi\dot{A}^{a}\tilde{C}^{\dagger}$ b) $p = i\tilde{A}, \hat{A}^{2}R$ c) $p = v\tilde{A}, \hat{A}^{2}/R$ d) p = VavgÃâ€" lavg 50. Current leads voltage in: a) Capacitive circuit âÃ"… b) Inductive circuit c) Resistive circuit d) None 51. Current lags voltage in: a) Capacitive b) Inductive âÅ"… c) Resistive d) None 52. Power dissipated in resistor: a) IÃ,²R âÅ"… b) VÃ,²/R âÅ"… c) VI âÅ"… d) All of the above âÅ"… 53. Series LC circuit at resonance: a) Impedance minimum âÅ"… b) Impedance maximum c) Current minimum d) Voltage minimum 54. Parallel LC circu it at resonance: a) Impedance minimum b) Impedance maximum âÅ "â€| c) Current maximum d) Voltage zero 55. Quality factor Q = a) XL/R \tilde{A} ¢ \tilde{A} ' \hat{a} €| b) XC/R c) R/XL d) R/XC 56. Transient response occurs in: a) DC circuits with L or C âÅ"… b) Pure resistive DC circuits c) AC steady -state d) None 57. Charging capacitor current: a) Maximum at t=0 âÅ "… b) Zero at t=0 c) Constant d) None 58. Discharging capacitor current: a) Maximum at t=0 âÅ'â€| b) Zero at t=0 c) Constant d) None 59. DC steady -state inductor acts as: a) Open circuit b) Short circuit âÅ"â€l c) Capacitor d) Resistor 60. DC steady -state capacitor acts as: a) Open circuit âÅ'… b) Short circuit c) Inductor d) Resistor Digital Logic Design (~70 MCQ) 1. Boolean algebra was introduced by: a) Newton b) Boole âÅ"… c) Einstein d) Maxwell 2. The AND gate output is 1 only when: a) Both inputs are 0 b) Both inputs are 1 âÅ"… c) One input is 1 d) Any input is 0 3. The OR gate output is 0 only when: a) Both inputs are 0 âÅ"… b) Both inputs are 1 c) One input is 1 d) Any input is 1 4. The NOT gate inverts: a) $1\tilde{A}$ ¢âê â $\tilde{\epsilon}$ TM0, $0\tilde{A}$ ¢âê â $\tilde{\epsilon}$ TM1 \tilde{A} ¢Å''â $\tilde{\epsilon}$ l b) $1\tilde{A}$ ¢âê â $\tilde{\epsilon}$ TM1, $0\tilde{A}$ ¢âê â $\tilde{\epsilon}$ TM1, $0\tilde{A}$ ¢âê â $\tilde{\epsilon}$ TM1, $0\tilde{A}$ ¢âê â $\tilde{\epsilon}$ TM1 d) None 5. De Morgan¢â,¬â,¢s theorem states: a) $(A\tilde{A}, \hat{A} \cdot B)\tilde{A}$ ¢â,¬â,¢ = $A\tilde{A}$ ¢â,¬â,¢ + $B\tilde{A}$ ¢â,¬â,¢ \tilde{A} ¢Å"â \in ¹ b) $(A+B)\tilde{A}$ ¢â,¬â,¢ = A+B c) $(A+B)\tilde{A}\phi\hat{a}, \neg\hat{a}, \phi = A\tilde{A}\phi\hat{a}, \neg\hat{a}, \phi B\tilde{A}\phi\hat{a}, \neg\hat{a}, \phi \tilde{A}\phi\hat{A}'\hat{a}e' d)$ Both a & c $\tilde{A}\phi\hat{A}'\hat{a}e' \hat{a}e' \hat{a}$. NAND gate is called: a) Universal gate $\tilde{A}\phi\hat{A}'\hat{a}e' \hat{b}$ Basic gate c) Logic gate d) None 7. NOR gate is called: a) Universal gate âÅ"… b) Basic gate c) Logic gate d) None 8. XOR gate output is 1 when: a) Inputs same b) Inputs different $\tilde{A} \not\in A$ " $\hat{a} \in C$ both inputs 0 d) Both inputs 1 9. XNOR gate output is 1 when: a) Inputs same $\tilde{A} \not\in A$ " $\hat{a} \in C$ b) Inputs different c) Both 0 d) Both 1 10. Sum-of- Products (SOP) is: a) OR of AND terms âÅ "— b) AND of OR terms c) XOR of AND terms d) NAND of OR terms 11. Product -of-Sums (POS) is: a) OR of AND terms b) AND of OR terms âÅ"… c) XOR of OR terms d) NOR of AND terms 12. K-map is used for: a) Minimization of Boolean expression $\tilde{A}\phi A^{"}\hat{a}\Theta b$ Maximization c) Multiplexing d) Latching 13. 2-to-1 multiplexer has: a) 2 inputs, 1 select ŢÅ'â€| b) 2 outputs, 1 input c) 1 input, 2 select d) 2 outputs, 2 select 14. 4- to-1 multiplexer has: a) 4 inputs, 2 select âÅ'…b) 4 outputs, 2 select c) 2 inputs, 4 select d) 1 input, 4 select 15. Demu Itiplexer converts: a) 1 input â†â€™ many outputs $\tilde{A} \not c \hat{A}' \hat{a} \in b$) Many inputs $\tilde{A} \not c \hat{a} \in \hat{a} \in T^{M} 1$ output c) OR operation d) AND operation 16. Decoder converts: a) n inputs $\tilde{A} \not c \hat{a} \in \hat{a} \in T^{M} 1$ $2\tilde{A}$ ¢â \in $\langle \hat{A}_{\zeta} \rangle$ outputs \tilde{A} ¢å \in $\langle \hat{A}_{\zeta} \rangle$ inputs \tilde{A} ¢â \in â \in TM n outputs c) n outputs \tilde{A} ¢â \in â \in TM n inputs d) None 17. Encoder converts: a) $2\tilde{A} \not c \hat{a} \in \langle \hat{A}_{\vec{i}}, \text{ inputs } \tilde{A} \not c \hat{a} \in \hat{a} \in \mathbb{Z}^{\text{M}} \text{ n outputs } \tilde{A} \not c \hat{a} \in \hat{a} \in \mathbb{Z}^{\text{M}} \text{ and } \tilde{a} \in \mathbb{Z}^{\text{M}} \text{ and } \tilde{$ produces: a) Sum only b) Carry only c) Sum & Carry âÅ'… d) Difference & Borrow 19. Full adder has: a) 2 inputs b) 3 inputs âÅ'… c) 4 inputs d) 1 input

20. Flip-flops store: a) Voltage b) Bit of information âÅ"‹ c) Curre nt d) Logic gate 21. SR flip -flop is built using: a) NAND/NOR gates âÅ"… b) XOR c) XNOR d) AND 22. JK flip -flop overcomes: a) Race condition in SR âÅ"… b) Memory loss c) Input error d) Timing error 23. D flip - flop output = a) Input D ŢÅ"… b) Input O c) Inverted D d) Sum 24. T flip-flop toggles on: a) T=1 Ţœâ€¦ b) T=0 c) Clock high d) Reset 25. Asynchronous counter uses: a) Same clock âÅ''â€| b) Ripple effect c) Parallel clocking d) Both a & b âÅ''â€| 26. Synchronous counter: a) All flip - flops clocked simultaneously âÅ'‹ b) Ripple clocked c) Not clocked d) None 27. Mealy machine output depends on: a) Present state only b) Present input only c) Present state & input âÅ"‹ d) Previous state 28. Moore machine output depends on: a) Present state only $\tilde{A}\phi$ A " $\hat{a}\xi$ b) Present input c) Previous state d) Both state & input 29. PLA stands fo r: a) Programmable Logic Array âÅ"… b) Parallel Logic Array c) Primary Logic Adder d) None 30. PLA used for: a) Logic function implementation âÅ"… b) Storage c) Multiplexing d) None 31. Race around problem occurs in: a) SR flip -flop b) JK flip -flop âÅ''â€| c) D flip -flop d) T flip-flop 32. Pulse mode design avoids: a) Multiple triggering âÅ'‹ b) Single triggering c) Flip -flop operation d) Logic minimization 33. Fundamental mode design uses: a) Only one input change at a time âÅ"â€₁ b) Multiple inputs c) Asynchronous d) None 34. Combinational circ uit output depends on: a) Present inputs only $\tilde{A}\not\in A^{L}$ b) Present & past inputs c) Clock d) State 35. Sequential circuit output depends on: a) Present inputs only b) Present & past inputs âÅ"â€| c) Clock only d) None 36. Boolean expression simplification reduces: a) Gate count âÅ"â€| b) Power consumption âÅ"â€| c) Complexity $\tilde{A}\phi$ Å' $\hat{a}\in$ d) All $\tilde{A}\phi$ Å' $\hat{a}\in$ 37. XOR gate is equivalent to: a) $\tilde{A}\tilde{A}\phi\hat{a}$, $-\hat{a}$, $\phi B + \tilde{A}B\tilde{A}\phi\hat{a}$, $-\hat{a}$, $-\hat{a}$, $\phi B + \tilde{a}$, $-\hat{a}$, $-\hat{a$ c) A + B d) $A\tilde{A}$, \hat{A} · B 38. XNOR gate is equivalent to: a) AB + $A\tilde{A}$ ¢â, \neg â, ¢ $B\tilde{A}$ ¢â, \neg â, ¢A¢Å · â \in ¹ b) $A\tilde{A}$ ¢â, \neg â, ¢A+ AB \tilde{A} ¢â, \neg â, ¢A+ B d) $A\tilde{A}, \hat{A} \cdot B$ 39. NAND gate expression: a) $(AB)\tilde{A}\not\in \hat{a}, \neg \hat{a}, \not\in \tilde{A}\not\in \hat{A}' \circ \hat{a} \in \hat{b}$ b) A + B c a) AB d $(A + B)\tilde{A}\not\in \hat{a}, \neg \hat{a}, \not\in 40$. NOR gate expression: a) $(A+B)\tilde{A}\phi\hat{a}$, $-\hat{a}$, ϕ $\tilde{A}\phi\hat{A}$ $+\hat{a}\Theta$ $+\hat{b}$ $+\hat{b}$ 2n 42. Number of maxterms for n variables: a) n b) 2ââ€⟨Â; âÅ''â€| c) nÃ,² d) 2n 43. Canonical SOP uses: a) Minterms âÅ''â€| b)

Maxterms c) Sum d) Product 44. Canonical POS uses: a) Minterms b) Maxterms âÅ"†c) Sum d) Product 45. Logic minimization reduces: a) Cost âÅ'… b) Speed c) Complexity âÅ'… d) Both a & c âÅ'… 46. Flip-flop stores: a) 1 bit âÅ'… b) 2 bits c) 4 bits d) Variable 47. Latches are: a) Level triggered ŢÅ"… b) Edge triggered c) Pulse mode d) None 48. Flip-flops are: a) Level triggered b) Edge triggered âÅ"… c) Pulse mode d) None 49. Pulse -triggered flip -flops help avoid: a) Race around âÅ"… b) Memory loss c) Logic error d) Power consumption 50. Asynchronous counter also called: a) Ripple counter âÅ"‹ b) Ri ng counter c) Synchronous counter d) Johnson counter 51. Synchronous counter is: a) Ripple type b) Clocked simultaneously âÅ"â€| c) Level triggered d) None 52. 4-bit asynchronous counter counts: a) $0\tilde{A}$ ¢â, \tilde{a} 6æ7 b) $0\tilde{A}$ ¢â, \tilde{a} 6æ15 \tilde{A} ¢Å''â \tilde{e} | c) $0\tilde{A}$ ¢â, \tilde{a} 6æ31 d) $0\tilde{A}$ ¢â, \tilde{a} 6æ63 53. 3-bit synchronous counter max count; a) 7 \tilde{A} ¢Å''â \tilde{e} | b) 3 c) 8 d) 15 54. Edge triggering refers to: a) Clock rising/falling âÅ'â€| b) Clock high c) Clock low d) Pulse width 55. JK flip -flop toggles when: a) J=K=1 \tilde{A} ¢ \tilde{A} " \tilde{a} €| b) J=1, K=0 c) J=0, K=1 d) J=K=0 56. Clock frequency determines: a) Circuit speed \tilde{A} ¢ \tilde{A} " \tilde{a} €| b) Gate number c) Power d) Output only 57. Race around occurs when propagation delay < pulse width: a) True âÅ'â€| b) False c) Sometimes d) None 58. Edge -triggered flip -flop avoids: a) Multiple toggles ŢÅ'… b) Memory c) Delay d) Logic error 59. MUX selects: a) One input Å¢Å'… b) All inputs c) Output d) Gate 60. DEMUX distributes: a) Input to one output âÅ'â€| b) Input to all outputs c) Gate d) None 61. SOP minimization reduces: a) AND gates b) OR gates c) Both âÅ'â¢| d) XOR 62. POS minimization reduces: a) OR gates b) AND gates c) Both âÅ'â¢| d) NAND 63. Universal gate can implement: a) All logic âÅ'â€| b) None c) Only OR d) Only AND 64. Flip-flop characteristic table lists: a) Inputs & outputs âÅ'倦b) Inputs only c) Outputs only d) Clock only 65. Level -triggered latch changes state: a) Clock high âÅ'倦b) Clock low c) Both d) Edge 66. Edge -trigger ed flip -flop changes state: a) Rising/falling ŢÅ"â€l b) Level high c) Level low d) None 67. Pulse mode design avoids: a) Multiple toggles \tilde{A} ¢ \tilde{A} " \hat{a} \in | b) Race c) Timing errors \tilde{A} ¢ \tilde{A} " \hat{a} \in | d) All \tilde{A} ¢ \tilde{A} " \hat{a} \in | 68. State diagram represents: a) Sequential behavior \tilde{A} ¢ \tilde{A} " \hat{a} \in | b) Combinational logic c) Input only d) Output only 69. Mealy machine faster than Moore because: a) Output depends on input A¢Å'a€ b) Output depends on state c) Uses fewer flip -flops d) None 70. Fundamental mode design ensures: a) Only one input changes at a time âÅ"… b) Multiple input changes c) Synchronous d) None Basic Electronics (~60 MCQ) 1. Diode allows current to flow in: a) Both directions b) One direction ŢÅ"… c) No direction d) Depends on voltage 2. Forward biased diode has: a) High resistance b) Low resistance ŢŠ"… c) Infinite resistance d) Zero resistance 3. Reve rse biased diode has: a) High resistance A¢Å "â€| b) Low resistance c) Zero resistance d) Low voltage 4. Zener diode is used for: a) Amplification b) Voltage regulation âÅ"… c) Switching d) Oscillation 5. Half-wave rectifier uses: a) 1 diode âÅ"… b) 2 diodes c) 4 diodes d) None 6. Full-wave rectifier uses: a) 1 diode b) 2 diodes ŢÅ"… c) 4 diodes d) None 7. Bridge rectifier uses: a) 2 diodes b) 3 diodes c) 4 diodes âÅ"… d) 1 diode 8. Clipper circuit: a) Clips voltage above/below reference âÅ"… b) Amplifies signal c) Rectifies signal d) Filters signal 9. Clamper circuit: a) Shifts signal DC level âÅ"‹ b) Clips voltage c) Rectifies d) Amplifies 10. Bipolar junction transistor (BJT) has: a) 2 terminals b) 3 terminals âÅ'… c) 4 terminals d) 5 terminals 11. BJT modes: a) Active âÅ'… b) Cut -off âÅ'… c) Saturation âÅ"… d) All âÅ"… 12. Common emitter configuration provides: a) Voltage gain âÅ"… b) Current gain âÅ "… c) Power gain âÅ"… d) All âÅ"… 13. Common base configuration has: a) Current gain <1 âÅ"… b) Voltage gain high âÅ"… c) Input low d) Output low 14. Common collector configuration is also called: a) Emitter follower ŢÅ"‹ b) Base follower c) Collector follower d) None 15. BJT used as switch operates in: a) Active region b) Cut -off & saturation ŢÅ "â€| c) Reverse bias d) None 16. Load line represents: a) Relationship between V & I âÅ'â€| b) Current only c) Voltage only d) None 17. Stability factor determines: a) BJT bias stability âÅ'â€| b) Voltage c) Current d) Resistance 18. Small signal model of BJT uses: a) h- parameters ŢÅ "â€| b) Z-parameters c) Y-parameters d) None 19. Voltage gain of CE amplifier: a) High âÅ'… b) Low c) Zer o d) Negative 20. Current gain of CE amplifier: a) High âÅ'… b) Low c) Zero d) Negative 21. Input impedance of CB amplifier: a) High b) Low âÅ'â€| c) Medium d) Variable 22. Output impedance of CE amplifier: a) Low b) High âÅ'â€| c) Medium d) Variable 23. Field effect transistor (FET) has: a) High input impedance âÅ'â€| b) Low input impedance c) Medium d) Variable 24. JFET gate is: a) Forward biased b) Reverse biased âÅ'‹ c) Floating d) None 25. MOSFET can be: a) Depletion type \tilde{A} ¢ \tilde{A} " \hat{a} \in | b) Enhancement type \tilde{A} ¢ \tilde{A} " \hat{a} \in | c) Both \tilde{A} ¢ \tilde{A} " \hat{a} \in | d) None 26. FET operates on: a) Voltage control \tilde{A} ¢ \tilde{A} " \hat{a} \in | b) Current control c) Both d) None 27. Diodeââ, ¬â,¢s knee voltage ~ a) 0.7V for silicon âÅ"‹ b) 0.3V for silicon c) 0.7V for germanium d) 0.3V for germanium 28.

Zener voltage is: a) Breakdown voltage \tilde{A} ¢ \tilde{A} ' \hat{a} €| b) Forward voltage c) Knee voltage d) None 29. Half-wave rectifier out put frequency = a) Input frequency b) Same as input $\tilde{A} \not\in A$ " $\hat{a} \in C$ " or Twice input d) Half input 30. Full-wave rectifier output frequency = a) Same as input b) Twice input âÅ'ဦ c) Half input d) None 31. Capacitor filter removes: a) AC ripples Å¢Å'ဦ b) DC c) Voltage d) Current 32. Diode re verse recovery time: a) Time to turn off âÅ'â€| b) Time to turn on c) Forward voltage d) None 33. Transistor as amplifier operates in: a) Cut -off b) Active âÅ'… c) Saturation d) Reverse 34. Transistor as switch operates in: a) Active b) Cut -off & saturation âÅ'… c) Reverse d) None 35. BJT has: a) Base, emitter, collector ŢÅ"… b) Gate, source, drain c) Emitter, collector d) None 36. FET has: a) Base, collector, emitter b) Gate, source, drain âÅ"… c) Input, output d) None 37. MOSFET input impedance: a) Low b) Very high âÅ "… c) Medium d) Variable 38. Clipper removes: a) Part of waveform âÅ'â€| b) Entire waveform c) DC d) AC 39. Clamper shifts: a) DC level âÅ'â€| b) AC level c) Both d) None 40. Forward biased diode resistance: a) High b) Low âÅ"†c) Infinite d) Zero 41. Reverse biased diode leakage current: a) High b) Low âÅ'… c) Zero d) Medium 42. Power dissipation in transistor: a) VCE Ãfâ€" IC âÅ'… b) VBE Ãfâ€" IB c) IC Ãfâ€" IB d) None 43. CE amplifier phase shift: a) $0\tilde{A}$, \hat{A}° b) $180\tilde{A}$, \hat{A}° \tilde{A}^{ϕ} \hat{A}° \hat{A}^{ϕ} \hat{A}° \hat{A}° 90Ã,° d) None 45. CC amplifier phase shift: a) 0Ã,° âÅ'… b) 180 Ã,° c) 90Ã,° d) None 46. Small signal model helps determine: a) Gain âÅ'â€| b) Impedance âÅ'â€| c) Both âÅ'â€| d) None 47. Junction diode symbol: a) Triangle â†â€™ line âÅ'â€| b) Line â†â€™ triangle c) Circle d) Square 48. Zener diode symbol: a) Line with bent bar â"… b) Triangle â†â€™ line c) Circle d) Square 49. Half-wave rectifier uses: a) Transformer âÅ"… b) Diode âÅ"… c) Capacitor âÅ"… d) All âÅ"… 50. Full-wave rectifier bridge has: a) 2 diodes b) 4 diodes âÅ'â€| c) 3 diodes d) 1 diode 51. Peak inverse voltage (PIV) in diode: a) Max reverse voltage âÅ'â€| b) Forward voltage c) Average voltage d) None 52. Transistor cutoff: a) IB=0 âÅ "â¢| b) IC=0 c) VCE small d) Active 53. Transistor saturation: a) VCEâ‰Ë†0 âÅ"… b) ICâ‰Ë†0 c) IBâ‰Ë†0 d) Active 54. JFET operates: a) Forward biased âÅ"… b) Reverse biased c) Zero bias d) None 55. MOSFET enhancement mode needs: a) Gate voltage âÅ"… b) Gate current c) Source voltage d) Drain voltage 56. MOSFET depletion mode: a) Naturally conducting âÅ'… b) Needs gate voltage c) Switch off d) None 57. Load line intersects: a) DC and AC curves âÅ'ဦ b) Input curve c) Output curve d) None 58. Diode cut -in voltage: a) Minimum voltage to conduct âÅ'ဦ b) Maximum c) Zero d) Infinite 59. Voltage multiplier uses: a) Diodes & capacitors âÃ'‹ b) Transistors c) Resistors d) Inductors 60. Zener regulator provides: a) Constant voltage âÅ"â€| b) Constant current c) Constant resistance d) None Microprocessor & Interfacing (~60 MCQ) 1. Microprocessor is: a) A software b) Central processing unit on a single chip âÃ'〹 c) Memory chip d) Input device 2. Difference between microprocessor and microcontroller: a) Microprocessor lacks RAM/ROM âÅ"â€| b) Microcontroller has built -in RAM/ROM âÅ"â€| c) Both a & b âÅ"â€| d)

None 3. 8086/8088 belongs to: a) 4-bit family b) 8-bit family c) 16 -bit family âÅ'… d) 32 -bit family 4. 8086 has: a) 8-bit data bus b) 16 -bit data bus âÅ"â€| c) 32 -bit data bus d) 64 -bit data bus 5. Memory segmentation in 8086: a) Code, data, stack, extra âÅ"â€| b) Input, output c) Registers only d) None 6. Instruction set of 8086 contains: a) Data transfer âÅ "â€| b) Arithmetic âÅ "â€| c) Logical âÅ "â€| d) All âÅ'ဦ 7. Addressing mode specifies: a) How to acces s operands âÅ'ဦ b) Data size c) Clock d) Power 8. Immediate addressing uses: a) Constant value âÅ'… b) Memory address c) Register d) Input 9. Register addressing uses: a) CPU register âÅ'… b) Memory c) Input d) Constant 10. Direct addressing uses: a) Memory address âÅ'â€| b) Register c) Immediate d) Port 11. Indirect addressing uses: a) Register contains address âÅ"… b) Memory contains address c) Immediate d) Port 12. Single -processor system has: a) One CPU âÅ"… b) Multiple CPUs c) None d) All 13. Multi-processor system: a) One CPU b) Multiple CPUs âÅ'á€; c) None d) All 14. Assembler converts: a) Assembly â†â€™ Machine code âÅ"… b) High - level â†â€™ Assembly c) Machine â†â€™ Assembly d) None 15. Debugger is used for: a) Detecting errors âÅ"â€| b) Writing code c) Compiling d) Executing only 16. 8255A is: a) Programmable Peripheral Interface âÅ"â€| b) Timer c) DMA d) Memory 17. 8254 is; a) Programmable interval timer âÅ"… b) PPI c) Interrupt controller d) UART 18. Keyboard interfacing can be done via: a) 8255 âÅ'â€| b) 8254 c) 8259 d) DMA 19. LCD interfacing uses: a) 8255 âÅ'â€| b) 8254 c) 8259 d) None 20. Printer interfac ing uses: a) Parallel âÅ"… b) Serial c) Both âÅ"… d) None 21. Stepper motor interfacing: a) 8255 âÅ"… b) 8259 c) 8254 d) None 22. A/D converter converts: a) Analog â†â€™ Digital âÅ"… b) Digital â†â€™ Analog c) Voltage d) Current 23. D/A converter converts: a) Analog â†â€™ Digital b) Digital â†â€™ Analog âÅ"… c) Both d) None 24. 8259A is: a) Programmable interrupt controller $\tilde{A} \not \in \tilde{A}$ " $\hat{a} \in \tilde{b}$ " b) Timer c) PPI d) DMA 25. Interrupt vector table stores: a) Addresses of interrupt routines $\tilde{A} \not \in \tilde{A}$ " $\hat{a} \in \tilde{b}$ " b) Data c) Instructions d) None 26. DMA stands for: a) Direct Memory Access âÅ "â€| b) Dynamic Memory Access c) Dual Memory Access d) Data Memory Access 27. Serial communication can be: a) Synchronous âÅ"… b) Asynchronous âÅ"… c) Both âÅ"… d) None 28. EIA RS232 is: a) Physical communication standard âÅ'â€| b) Protocol c) Memory d) Timer 29. Microprocessor clock controls: a) Instruction timing âÅ'â€| b) Data c) Voltage d) Current 30. Bus demultiplexer separates: a) Address & data lines âÅ'â€| b) Input lines c) Output lines d) Power 31. Bus controller manages: a) Data transfer âÅ'… b) Instruction fetch c) Clock d) None 32. Programmed I/O means: a) CPU actively polls âÅ'… b) CPU interrupts c) DMA d) None 33. Interrupt driven I/O: a) CPU waits b) CPU responds to interrupt âÅ"… c) CPU ignores d) None 34. Parallel I/O port transfers: a) 1 bit b) Multiple bits simultaneously âÅ'â€| c) Serially d) None 35. SRAM stands for: a) Static RAM âÅ'â€| b) Serial RAM c) Synchronous RAM d) None 36. EEPROM stands for: a) Electrically Erasable Programmable ROM âÅ"… b) RAM c) Flash d) None 37. Clock generator produces: a) Timing pulses âÅ'‹ b) Data c) Instructions d) None 38. Stepper m otor moves in: a) Continuous rotation b) Steps âÅ"… c) Random d) None 39. Timer applications include: a) Delay âÅ"â€∣ b) Event counting âÅ"â€∣ c) Pulse generation âÅ"… d) All âÅ"… 40. Asynchronous serial communication uses: a) Start & stop bits âÅ"… b) Clock c) Both d) None 41. Microproces sor I/O address decoding ensures: a) Correct device access $\tilde{A}\notin \hat{A}^{L}$ (b) Timing c) Speed d) None 42. Interrupt vector points to: a) Interrupt routine âÅ"… b) Main program c) Data d) Timer 43. Single -step execution helps in: a) Debugging âÅ"… b) Speeding c) Storage d) Communicati on 44. Flag registers store: a) Status âÅ'… b) Data c) Address d) Control 45. Carry flag is set when: a) Addition exceeds limit âÅ"… b) Subtraction negative c) Overflow d) Zero 46. Zero flag is set when: a) Result = 0 âÅ"… b) Result > 0 c) Carry occurs d) None 47. Sign flag indica tes: a) Positive/negative âÅ'áf€| b) Zero c) Carry d) Overflow 48. Parity flag checks: a) Even/odd bits âÅ'áf€| b) Zero c) Carry d) Sign

49. Program counter stores: a) Next instruction address âÅ"‹ b) Current instruction c) Data d) Stack pointer 50. Stack pointer points to: a) Top of stack $\hat{A} \notin \hat{A}' \hat{a} \in b$ Bottom c) Memory d) None 51. PUSH instruction: a) Store in stack $\hat{A} \notin \hat{A}' \hat{a} \in b$ Bottom c) Memory d) None 51. PUSH instruction: a) Store in stack $\hat{A} \notin \hat{A}' \hat{a} \in b$ Bottom c) Memory d) None 51. PUSH instruction: a) Store in stack $\hat{A} \notin \hat{A}' \hat{a} \in b$ Bottom c) Memory d) None 51. PUSH instruction: a) Store in stack $\hat{A} \notin \hat{A}' \hat{a} \in b$ Bottom c) Memory d) None 51. PUSH instruction: a) Store in stack $\hat{A} \notin \hat{A}' \hat{a} \in b$ Bottom c) Memory d) None 51. PUSH instruction: a) Store in stack $\hat{A} \notin \hat{A}' \hat{a} \in b$ Bottom c) Memory d) None 51. PUSH instruction: a) Store in stack $\hat{A} \notin \hat{A}' \hat{a} \in b$ Bottom c) Memory d) None 51. PUSH instruction: a) Store in stack $\hat{A} \notin \hat{A}' \hat{a} \in b$ Bottom c) Memory d) None 51. PUSH instruction: a) Store in stack $\hat{A} \notin \hat{A}' \hat{a} \in b$ Bottom c) Memory d) None 51. PUSH instruction: a) Store in stack $\hat{A} \notin \hat{A}' \hat{a} \in b$ Bottom c) Memory d) None 51. PUSH instruction: a) Store in stack $\hat{A} \notin \hat{A}' \hat{a} \in b$ Bottom c) Memory d) None 51. PUSH instruction: a) Store in stack $\hat{A} \notin \hat{A}' \hat{a} \in b$ Bottom c) Memory d) None 51. PUSH instruction: a) Store in stack $\hat{A} \notin \hat{A}' \hat{a} \in b$ Bottom c) Memory d) None 51. PUSH instruction: a) Store in stack $\hat{A} \notin \hat{A}' \hat{a} \in b$ Bottom c) Memory d) None 51. PUSH instruction: a) Store in stack $\hat{A} \notin \hat{A}' \hat{a} \in b$ Bottom c) None 51. PUSH instruction: a) Store in stack $\hat{A} \notin \hat{A}' \hat{a} \in b$ Bottom c) None 51. PUSH instruction: a) Store in stack $\hat{A} \notin \hat{A}' \hat{a} \in b$ Bottom c) None 51. PUSH instruction: a) Store in stack $\hat{A} \notin \hat{A}' \hat{A} \in b$ Bottom c) None 51. PUSH instruction: a) Store in stack $\hat{A} \notin \hat{A}' \hat{A} \in b$ Bottom c) None 51. PUSH instruction: a) Store in stack $\hat{A} \notin \hat{A}' \hat{A} \in b$ Bottom c) None 51. PUSH instruction: a) Store in stack $\hat{A} \notin \hat{A}' \hat{A} \in b$ Bottom c) None 51. PUSH instruction: a) Store in stack $\hat{A} \in \hat{A}' \hat{A} \in b$ Bottom c) None 51. PUSH instruction: a) Store in stack $\hat{A} \in \hat{A}' \hat{A} \in b$ Bottom c) None 51. PUSH instruction: a) St None 52. POP instruction: a) Store b) Retrieve âÅ"‹ c) Clear d) None 53. Software interrupt generated by: a) Instruction âÅ"‹ b) External device c) Timer d) DMA 54. Hardware interrupt generated by: a) Device âÅ'â€| b) Instruction c) Program d) Memory 55. Instruction cycle includes: a) Fetch âÅ'â€| b) Decode âÅ'â€| c) Execute âÅ'â€| d) All âÅ'â€| 56. Data bus width determines: a) Data size per transfer âÅ'â€| b) Address c) Instruction d) Clock 57. Address bus width determines: a) Maximum memory accessible âÅ'â€| b) Data size c) Instruction size d) Clock 58. Control signals include: a) RD, WR âÅ"… b) ALE âÅ"… c) INTA âÅ "… d) All âÅ "… 59. Microprocessor interfacing requires: a) Address decoding âÅ"… b) Timing c) Data bus d) All âÅ"… 60. Multi -processor system advantage: a) High speed ŢÅ"â€| b) Parallel processing Å¢Å"â€| c) Reliability Å¢Å"â€| d) All Å¢Å"â€| Communication Theory (~50 MCQ) 1. Fourier series represents: a) Continuous signals âÅ"… b) Discrete signals c) Both d) None 2. Fourier transform converts: a) Time â†â€™ Frequency $\tilde{A}\phi$ \hat{A} ' $\hat{a}e$ \hat{b}) Frequency $\tilde{A}\phi$ $\hat{a}e$ $\hat{a}e$ Multiplication in frequency domain ŢÅ"… b) Addition c) Subtraction d) Division 4. ParsevalÅ¢â, ¬â,¢s theorem relates: a) Energy in time & frequency âÅ"… b) Power c) Voltage d) Current 5. Entropy in information theory measures: a) Uncertainty âÅ"… b) Speed c) Bandwidth d) Amplitude 6. Shannon \tilde{A} ¢ \hat{a} , $\neg \hat{a}$,¢s theorem gives: a) Maximum channel capacity \tilde{A} ¢ \hat{A} ' \hat{a} €| b) Minimum noise c) Maximum power d) None 7. Channel capacity depends on: a) Bandwidth âÅ'… b) Signal -to-noise ratio âÅ'… c) Both âÅ'… d) None 8. Analog modulation includes: a) AM âÅ'… b) FM âÅ'… c) PM âÅ'â€! d) All âÅ'â€! 9. AM stands for: a) Amplitude Modulation âÅ'… b) Angular Modulation c) Analog Modulation d) None 10. FM stands for: a) Frequency Modulation âÅ'â€| b) Phase Modulation c) Amplitude Modulation d) None 11. PM stands for: a) Phase Modulation âÅ"… b) Frequency Modulation c) Amplitude Modulation d) None 12. Modulation purpose: a) Efficient transmission âÅ"⢦ b) Amplification c) Rectification d) None 13. Demodulation recovers: a) Original signal âÅ"⢦ b) Noise c) Carrier d) None 14. Pulse Amplitude Modulation (PAM) uses: a) Amplitude of pulses âÅ'â€| b) Frequency c) Phase d) None 15. Pulse Code Modulation (PCM) is: a) Digital modulation âÅ'ဦ b) Analog modulation c) Hybrid d) None 16. Delta modulation (DM) encodes: a) Di fference between samples âÅ"… b) Absolute value c) Average d) None 17. Adaptive delta modulation (ADM) adjusts: a) Step size âÅ"… b) Frequency c) Phase d) None 18. Time -Division Multiplexing (TDM) divides: a) Time slots ŢÅ"… b) Frequency c) Phase d) None 19. Frequency -Division Multiplexing (FDM) divides: a) Frequency âÅ'… b) Time c) Phase d) None 20. TDMA is: a) Time -division multiple access âÅ'… b) Frequency -division c) Code -division d) None 21. FDMA is: a) Time -division b) Frequency -division multiple access \$\tilde{A}\psi \tilde{A}\cdot \tilde{A}\ d) None 22. CDMA uses: a) Codes to separate users âÅ"â€| b) Time slots c) Frequency bands d) None 23. Nyquist sampling theorem states: a) Fs \tilde{A} ¢ \hat{a} €° \hat{A} ¥ 2 \tilde{A} f \hat{a} €" fmax \tilde{A} ¢ \hat{A} " fmax \tilde{A} ¢ \hat{A} \tilde{A} ¢â \in ° \hat{A} ¥ 2 \tilde{A} fâ \in °' fmax c) Fs = 2 \tilde{A} fâ \in °' fmax d) None 25. SNR stands for: a) Signal -to-Noise Ratio \tilde{A} ¢ \hat{A} 'â \in | b) Signal -to-Number c) Sound -to-Noise d) None 26. Power spectrum represents: a) Distribution of power over frequency âÅ"â€| b) Time c) Amplitude d) None 27. Baseband signal is: a) Original signal âÅ"… b) Modulated signal c) Carrier d) None 28. Bandpass signal is: a) Centered around carrier âÅ"… b) Original signal c) Noise d) None 29. AM modulated signal has: a) Carrier + sidebands A¢Å 'ac| b) Carrier only c) Sidebands only d) None 30.

FM bandwidth depends on: a) Frequency deviation $\tilde{A}\phi$ (A"ac| b) Amplitude c) Phase d) None 31. PM bandwidth depends on: a) Phase deviation âÅ'…b) Frequency c) Amplitude d) None 32. Coherent detection used for: a) AM demodulation âÅ'…b) FM c) PM d) None 33. Envelope detection used for: a) AM ŢÅ'â€| b) FM c) PM d) None 34. Multiplexing purpose: a) Efficient utilization Å¢Å'â€| b) Amplification c) Modulation d) None 35. Information rate formula: a) $R = H \tilde{A} f \hat{a} \in \text{"symbols/sec } \tilde{A} \notin A^* \hat{a} \in \text{"b}) R = H \tilde{A} f \hat{a} \in \text{"f c}) R = P \tilde{A} f \hat{a} \in \text{"t d})$ None 36. Signal bandwidth affects: a) Data rate âÅ'… b) Power c) Voltage d) None 37. Noise degrades: a) SNR âÅ'… b) Bandwidth c) Time d) None 38. Shannon capacity formula: a) $C = B \log 2(1 + S/N) \tilde{A} \not \in A$ " $\hat{a} \in B$ by $C = B \tilde{A} f \hat{a} \in B$ " $S/N = B \tilde{A} f \hat{a} \in B$ " $S/N = B \tilde{A} f \hat{a} \in B$ " $S/N = B \tilde{A} f \hat{a} \in B$ " $S/N = B \tilde{A} f \hat{a} \in B$ " $S/N = B \tilde{A} f \hat{a} \in B$ " $S/N = B \tilde{A} f \hat{a} \in B$ " $S/N = B \tilde{A} f \hat{a} \in B$ " $S/N = B \tilde{A} f \hat{a} \in B$ " $S/N = B \tilde{A} f \hat{a} \in B$ " $S/N = B \tilde{A} f \hat{a} \in B$ a) Analog continuous ŢÅ"… b) Digital discrete Ţœâ€¦ c) Both correct Ţœâ€¦ d) None 40. Multiplexing reduces: a) Number of channels âÅ'倦 b) Bandwidth c) Noise d) None 41. Demultiplexer separates: a) Combined signals âÅ'倦 b) Carrier c) Modulation d) None 42. Fourier series uses: a) Sin & cos âÅ"… b) Exponential only c) Step function d) None 43. Power spectrum integral = a) Signal energy âÅ"… b) Noise c) Bandwidth d) None 44. Pulse duration affects: a) Bandwidth ŢÅ"‹ b) Power c) Noise d) None 45. PCM uses: a) Sampling ¢Å'… b) Quantization ¢Å'… c) Encoding Ţő… d) All Ţő… 46. Delta modulation advantage: a) Simple Ţő… b) Requires low bandwidth $\tilde{A}\phi A''\hat{a}e|c$ Adaptive possible $\tilde{A}\phi A''\hat{a}e|d$ All $\tilde{A}\phi A''\hat{a}e|d$ 47. CDMA allows: a) Multiple use rs $\tilde{A}\phi A''\hat{a}e|b$ Single user c) Only one channel d) None 48. Nyquist rate = a) $2 \tilde{A} f \hat{a} \in \tilde{A}$ firmax $\tilde{A} \notin \tilde{A}$ firmax $\tilde{$ interference ŢÅ"… b) Noise c) Bandwidth d) None 50. Communication system goal: a) Reliable data transfer Ţœâ€¦ b) Maximum n oise c) Minimum bandwidth d) None Computer Networking & Security (~60 MCQ) 1. Protocol hierarchy defines: a) Layered communication âÅ"â€i b) Hardware only c) Software only d) None 2. Data link layer provides: a) Reliable link $\tilde{A}\phi$ A " $\hat{a}c$ | b) Routing c) Application d) Transport 3. HLDC stands for: a) High -Level Data Link Control âÅ '†b) High -Level Device Control c) Hardware Link Device Control d) None 4. LAN protocols include: a) IEEE 802.3 âÅ"… b) IEEE 802.11 âÅ"… c) Both âÅ"… d) None 5. Hub operates at: a) Physical layer âÅ"… b) Data link c) Network d) Transport 6. Switch operates at: a) Physical b) Data link A¢A "â€| c) Network d) Transport 7. Bridge connects: a) Two LANs âÅ'… b) Two computers c) Router d) None 8. FDDI uses: a) Fiber optic âÅ'… b) Copper c) Wireless d) None 9. Fast Ethernet speed: a) 10 Mbps b) 100 Mbps ŢÅ"… c) 1 Gbps d) 10 Gbps 10. Routing algorithm decides: a) Path selection Ţœâ€¦ b) Bandwidth c) Speed d) None 11. Congestion control prevents: a) Network overload ŢÅ"… b) Data loss c) Security d) None 12. Internetworking involves: a) Connecting LANs/WANs ŢÅ'â€| b) Hardware only c) Software only d) None 13. Fragmentation occurs when: a) Packet > MTU Å¢Å'â€| b) Packet < MTU c) Router fails d) None 14. Firewall purpose: a) Network security ŢÅ"‹ b) Routing c) Switching d) None 15. IPV4 address length: a) 32 bits âÅ'… b) 64 bits c) 128 bits d) 16 bits 16. IPV6 address length: a) 32 bits b) 64 bits c) 128 bits âÅ'… d) 16 bits 17. ARP resolves: a) IP â†â€™ MAC âÅ"… b) MAC

 \tilde{A} ¢â \in â \in TM IP c) Port \tilde{A} ¢â \in â \in TM IP d) None 18. RARP resolves: a) MAC \tilde{A} ¢â \in â \in TM IP \tilde{A} ¢Å''â \in ¹ b) IP \tilde{A} ¢â \in â \in TM MAC c) Port \tilde{A} ¢â \in â \in TM MAC c) Port \tilde{A} ¢â \in â \in TM IP c IP d) None 19. Mobile IP enables: a) Device mobility âÅ'â€| b) Routing c) Switching d) None 20. Transport protocol for reliable communication: a) TCP âÅ"… b) UDP c) ICMP d) None 21. TCP provides: a) Connection -oriented âÅ"… b) Error checking âÅ"… c) Flow control $\tilde{A} \not \in A^{\circ} = A \not \in A^{\circ}$ AAL of ATM: a) Adaptation layer âÅ"… b) Application layer c) Transport layer d) None 24. Network security includes: a) Cryptography \tilde{A} ¢Å''â \in | b) Authentication \tilde{A} ¢Å''â \in | c) Digital signatures \tilde{A} ¢Å''â \in | d) All \tilde{A} ¢Å''â \in | 25. DES stands for: a) Data Encryption Standard \tilde{A} ¢Å''â \in | b) Digital Encryption Standard c) Data Encoding System d) None 26. IDEA stands for: a) International Data Encryption Algorithm âÅ"‹ b) Data Encryption Algorithm c) Information Encoding d) None 27. Public key algorithm uses: a) Two keys ŢÅ"â€| b) One key c) Both d) None 28. Authentication ensures: a) Identity verification ŢÅ'‹ b) Data transfer c) Speed d) None 29. Digital signature ensures: a) Authentication \tilde{A} ¢Å' \hat{a} €| b) Integrity \tilde{A} ¢Å' \hat{a} €| c) Both \tilde{A} ¢Å' \hat{a} €| d) None 30. Gigabit Ethernet speed: a) 100 Mbps b) 1 Gbps \tilde{A} ¢Å' \hat{a} €| c) 10 Gbps d) None 31. DNS resolves: a) Domain â†â€™ IP âÅ'… b) IP â†â€™ Domain c) MAC â†â€™ IP d) None 32. Name servers store: a) Domain name info âÅ"… b) IP only c) MAC only d) None 33. Email privacy is ensured by: a) Encryption âÅ"… b) Routing c) Firewall d) None 34. SNMP stands for: a) Simple Network Management Protocol âÅ"â€| b) Secure Network c) Standard Ne twork d) None 35. HTTP operates at: a) Application layer âÅ'… b) Transport c) Network d) Data link 36. HTTPS ensures: a) Secure HTTP âÅ'… b) Fast HTTP c) Normal HTTP d) None 37. LAN uses: a) Ethernet âÅ"… b) FDDI âÅ"… c) Both âÅ"… d) None 38. WAN connects: a) Large area networks âÅ'… b) Si ngle computer c) Router only d) None 39. Fragmentation handled by: a) Network layer âÅ'… b) Transport c) Data link d) None 40. IPV4 provides: a) 4 billion addresses âÅ'… b) 1 billion c) 128 bit d) None 41. IPV6 provides: a) 128 -bit address âÅ'… b) 32 -bit c) 64 -bit d) None 42. TCP uses: a) Three -way handshake âÃ'〹 b) UDP c) ICMP d) None 43. UDP uses: a) No handshake âÅ'… b) Handshake c) Connection -oriented d) None 44. Firewalls can be: a) Packet filtering âÅ'… b) Proxy âÅ'… c) Both âÅ'… d) None 45. Cryptography converts: a) Plaintext $\tilde{A} \not c \hat{a} \in \tilde{A} \not c \hat{a$ VPN ensures: a) Secure private network âÅ"â€| b) Open network c) LAN only d) None 47. Transport layer manages: a) End -to-end communication âÅ'… b) Node -to-node c) Data link d) Physical 48. ARP used in: a) Local network âÅ'… b) Internet c) WAN d) None 49. RARP used to: a) Assign IP from MAC ŢÅ'â€| b) Assign MAC c) DNS d) None 50. ICMP used for: a) Error reporting Å¢Å'â€| b) Data transfer c) Encryption d) None 51. SMTP used for: a) Sending emails $\tilde{A}\phi \hat{A}''\hat{a}\theta | b$) Receiving emails c) Browsing d) None 52. POP3 used for: a) Receiving emails âÅ 'â€| b) Sending emails c) Browsing d) None 53. IMAP used for: a) Receiving emails âÅ 'â€| b) Sending c) Browsing d) None 54. VPN tunnel provides: a) Encrypted path ŢÅ"… b) Open path c) Wireless path d) None 55. Network congestion occurs due to: a) Excessive tr affic âÅ'… b) Low traffic c) Short cable d) None 56. Routing algorithms include: a) Distance vector âÅ'… b) Link state âÅ"… c) Both âÅ"… d) None 57. MAC address is: a) Hardware address âÅ"… b) IP address c) Domain name d) None 58. IPv4 address written in: a) Dot -decimal ŢÅ"â€| b) Hex c) Binary only d) None 59. IPv6 address written in: a) Hexadecimal Å¢Å"â€| b) Decimal c) Binary d) None 60. Network layer provides: a) Logical addressing âÅ"… b) Physical addressing c) Transport d) Application