

# 1. Description

### 1.1. Project

Project Name	Robot_task
Board Name	custom
Generated with:	STM32CubeMX 6.1.1
Date	04/11/2021


### 1.2. MCU

MCU Series	STM32F4
MCU Line	STM32F407/417
MCU name	STM32F407VETx
MCU Package	LQFP100
MCU Pin number	100

### 1.3. Core(s) information

Core(s)	Arm Cortex-M4

# 2. Pinout Configuration




# 3. Pins Configuration

Pin Number	Pin Name	Pin Type	Alternate	Label
LQFP100	(function after		Function(s)	
	reset)			
1	PE2 *	I/O	GPIO_Input	DETECT_0
2	PE3 *	I/O	GPIO_Input	KEY_1
3	PE4 *	I/O	GPIO_Input	KEY_0
4	PE5 *	I/O	GPIO_Input	DETECT_3
6	VBAT	Power		_
10	VSS	Power		
11	VDD	Power		
12	PH0-OSC_IN	I/O	RCC_OSC_IN	
13	PH1-OSC_OUT	I/O	RCC_OSC_OUT	
14	NRST	Reset		
15	PC0 *	I/O	GPIO_Output	OUT_0
16	PC1 *	I/O	GPIO_Output	OUT_1
17	PC2 *	I/O	GPIO_Output	OUT_2
18	PC3 *	I/O	GPIO_Output	OUT_3
19	VDD	Power		
20	VSSA	Power		
21	VREF+	Power		
22	VDDA	Power		
23	PA0-WKUP	I/O	TIM5_CH1	
24	PA1	I/O	TIM5_CH2	
25	PA2	I/O	USART2_TX	
26	PA3	I/O	USART2_RX	
27	VSS	Power		
28	VDD	Power		
30	PA5	I/O	TIM2_CH1	
31	PA6	I/O	TIM3_CH1	
40	PE9	I/O	TIM1_CH1	
42	PE11	I/O	TIM1_CH2	
44	PE13	I/O	TIM1_CH3	
47	PB10	I/O	USART3_TX	
48	PB11	I/O	USART3_RX	
49	VCAP_1	Power		
50	VDD	Power		
51	PB12 *	I/O	GPIO_Input	TIANMAO_4
52	PB13 *	I/O	GPIO_Input	TIANMAO_5
53	PB14 *	I/O	GPIO_Input	TIANMAO_6

Pin Number LQFP100	Pin Name (function after reset)	Pin Type	Alternate Function(s)	Label
54	PB15 *	I/O	GPIO_Input	TIANMAO_7
55	PD8 *	I/O	GPIO_Input	TIANMAO_0
56	PD9 *	I/O	GPIO_Input	TIANMAO_1
57	PD10 *	I/O	GPIO_Input	TIANMAO_2
58	PD11 *	I/O	GPIO_Input	TIANMAO_3
59	PD12	I/O	TIM4_CH1	
60	PD13	I/O	TIM4_CH2	
68	PA9	I/O	USART1_TX	
69	PA10	I/O	USART1_RX	
73	VCAP_2	Power		
74	VSS	Power		
75	VDD	Power		
81	PD0 *	I/O	GPIO_Output	OUT_4
82	PD1 *	I/O	GPIO_Output	OUT_5
83	PD2 *	I/O	GPIO_Output	OUT_6
84	PD3 *	I/O	GPIO_Output	OUT_7
85	PD4 *	I/O	GPIO_Output	OUT_8
86	PD5 *	I/O	GPIO_Output	OUT_9
94	BOOT0	Boot		
97	PE0 *	I/O	GPIO_Input	DETECT_1
98	PE1 *	I/O	GPIO_Input	DETECT_2
99	VSS	Power		
100	VDD	Power		

<sup>\*</sup> The pin is affected with an I/O function

# 4. Clock Tree Configuration



# 5. Software Project

### 5.1. Project Settings

Name	Value
Project Name	Robot_task
Project Folder	D:\Desktop\Robot_task
Toolchain / IDE	MDK-ARM V5
Firmware Package Name and Version	STM32Cube FW_F4 V1.25.2
Application Structure	Advanced
Generate Under Root	No
Do not generate the main()	No
Minimum Heap Size	0x200
Minimum Stack Size	0x400

### 5.2. Code Generation Settings

Name	Value
STM32Cube MCU packages and embedded software	Copy all used libraries into the project folder
Generate peripheral initialization as a pair of '.c/.h' files	Yes
Backup previously generated files when re-generating	No
Keep User Code when re-generating	Yes
Delete previously generated files when not re-generated	Yes
Set all free pins as analog (to optimize the power	No
consumption)	
Enable Full Assert	No

#### 5.3. Advanced Settings - Generated Function Calls

Rank	Function Name	Peripheral Instance Name
1	MX_GPIO_Init	GPIO
2	SystemClock_Config	RCC
3	MX_TIM1_Init	TIM1
4	MX_TIM2_Init	TIM2
5	MX_TIM3_Init	TIM3
6	6 MX_TIM4_Init TIM4	
7	MX_TIM5_Init	TIM5
8	MX_USART1_UART_Init	USART1
9	MX_USART2_UART_Init	USART2
10	MX_USART3_UART_Init	USART3
11	MX_TIM6_Init	TIM6

Robot_task Project
Configuration Report

# 6. Power Consumption Calculator report

#### 6.1. Microcontroller Selection

Series	STM32F4
Line	STM32F407/417
MCU	STM32F407VETx
Datasheet	DS8626_Rev8

#### 6.2. Parameter Selection

Temperature	25
Vdd	3.3

### 6.3. Battery Selection

Battery	Li-SOCL2(A3400)
Capacity	3400.0 mAh
Self Discharge	0.08 %/month
Nominal Voltage	3.6 V
Max Cont Current	100.0 mA
Max Pulse Current	200.0 mA
Cells in series	1
Cells in parallel	1


### 6.4. Sequence

Step	Step1	Step2
Mode	RUN	STOP
Vdd	3.3	3.3
Voltage Source	Battery	Battery
Range	Scale1-High	No Scale
Fetch Type	FLASH	n/a
CPU Frequency	168 MHz	0 Hz
Clock Configuration	HSE PLL	Regulator LP Flash-PwrDwn
Clock Source Frequency	4 MHz	0 Hz
Peripherals		
Additional Cons.	0 mA	0 mA
Average Current	46 mA	280 μΑ
Duration	0.1 ms	0.9 ms
DMIPS	210.0	0.0
Ta Max	98.47	104.96
Category	In DS Table	In DS Table

#### 6.5. Results

Sequence Time	1 ms	Average Current	4.85 mA
Battery Life	29 days, 4 hours	Average DMIPS	210.0 DMIPS

### 6.6. Chart



### 7. Peripherals and Middlewares Configuration

#### 7.1. RCC

#### High Speed Clock (HSE): Crystal/Ceramic Resonator

#### 7.1.1. Parameter Settings:

#### **System Parameters:**

VDD voltage (V) 3.3
Instruction Cache Enabled
Prefetch Buffer Enabled
Data Cache Enabled

Flash Latency(WS) 5 WS (6 CPU cycle)

**RCC Parameters:** 

HSI Calibration Value 16
HSE Startup Timout Value (ms) 100
LSE Startup Timout Value (ms) 5000

**Power Parameters:** 

Power Regulator Voltage Scale Power Regulator Voltage Scale 1

#### 7.2. SYS

Timebase Source: SysTick

#### 7.3. TIM1

Channel1: PWM Generation CH1 Channel2: PWM Generation CH2 Channel3: PWM Generation CH3

#### 7.3.1. Parameter Settings:

#### **Counter Settings:**

Prescaler (PSC - 16 bits value) 83 \*
Counter Mode Up

Counter Period (AutoReload Register - 16 bits value ) 20000 \*
Internal Clock Division (CKD) No Division

Repetition Counter (RCR - 8 bits value) 0
auto-reload preload Disable

#### **Trigger Output (TRGO) Parameters:**

Master/Slave Mode (MSM bit) Disable (Trigger input effect not delayed)

Trigger Event Selection Reset (UG bit from TIMx\_EGR)

#### **Break And Dead Time management - BRK Configuration:**

BRK State Disable BRK Polarity High

#### **Break And Dead Time management - Output Configuration:**

Automatic Output State Disable
Off State Selection for Run Mode (OSSR) Disable
Off State Selection for Idle Mode (OSSI) Disable
Lock Configuration Off

#### **PWM Generation Channel 1:**

Mode PWM mode 1

Pulse (16 bits value) 0

Output compare preload Enable

Fast Mode Disable

CH Polarity High

CH Idle State Reset

#### **PWM Generation Channel 2:**

Mode PWM mode 1

Pulse (16 bits value) 0

Output compare preload Enable

Fast Mode Disable

CH Polarity High

CH Idle State Reset

#### **PWM Generation Channel 3:**

Mode PWM mode 1

Pulse (16 bits value) 0

Output compare preload Enable
Fast Mode Disable
CH Polarity High
CH Idle State Reset

#### 7.4. TIM2

#### **Channel1: Input Capture direct mode**

#### 7.4.1. Parameter Settings:

#### **Counter Settings:**

Prescaler (PSC - 16 bits value) 71 \*

Counter Mode Up

Counter Period (AutoReload Register - 32 bits value ) 65535 \*

Internal Clock Division (CKD)

No Division

auto-reload preload Disable

**Trigger Output (TRGO) Parameters:** 

Master/Slave Mode (MSM bit) Disable (Trigger input effect not delayed)

Trigger Event Selection Reset (UG bit from TIMx\_EGR)

**Input Capture Channel 1:** 

Polarity Selection Rising Edge
IC Selection Direct
Prescaler Division Ratio No division

Input Filter (4 bits value) 0

#### 7.5. TIM3

#### **Channel1: Input Capture direct mode**

#### 7.5.1. Parameter Settings:

#### **Counter Settings:**

Prescaler (PSC - 16 bits value) 7199 \*

Counter Mode Up

Counter Period (AutoReload Register - 16 bits value ) 65535

Internal Clock Division (CKD) No Division auto-reload preload Disable

**Trigger Output (TRGO) Parameters:** 

Master/Slave Mode (MSM bit) Disable (Trigger input effect not delayed)

Trigger Event Selection Reset (UG bit from TIMx\_EGR)

**Input Capture Channel 1:** 

Polarity Selection Rising Edge
IC Selection Direct
Prescaler Division Ratio No division

Input Filter (4 bits value)

#### 7.6. TIM4

#### **Combined Channels: Encoder Mode**

#### 7.6.1. Parameter Settings:

#### **Counter Settings:**

Prescaler (PSC - 16 bits value) 71 \*

Counter Mode Up

Counter Period (AutoReload Register - 16 bits value ) 65535

Internal Clock Division (CKD)	No Division
auto-reload preload	Disable
Trigger Output (TRGO) Parameters:	
Master/Slave Mode (MSM bit)	Disable (Trigger input effect not delayed)
Trigger Event Selection	Reset (UG bit from TIMx_EGR)
Encoder:	
Encoder Mode	Encoder Mode TI1
Parameters for Channel 1	
Polarity	Rising Edge
IC Selection	Direct
Prescaler Division Ratio	No division
Input Filter	0
Parameters for Channel 2	
Polarity	Rising Edge
IC Selection	Direct
Prescaler Division Ratio	No division
Input Filter	0
Combined Channels: Encoder Mod	de
7.7. TIM5  Combined Channels: Encoder Mod 7.7.1. Parameter Settings:	de
Combined Channels: Encoder Mod	de
Combined Channels: Encoder Mod 7.7.1. Parameter Settings:	de 71 *
Combined Channels: Encoder Mod 7.7.1. Parameter Settings:  Counter Settings:	
Combined Channels: Encoder Mod 7.7.1. Parameter Settings:  Counter Settings:  Prescaler (PSC - 16 bits value)	71 *
Combined Channels: Encoder Mod 7.7.1. Parameter Settings:  Counter Settings:  Prescaler (PSC - 16 bits value)  Counter Mode	<b>71</b> * Up
Combined Channels: Encoder Mod 7.7.1. Parameter Settings:  Counter Settings:  Prescaler (PSC - 16 bits value)  Counter Mode  Counter Period (AutoReload Register - 32 bits value)	71 * Up 65535 *
Combined Channels: Encoder Mod 7.7.1. Parameter Settings:  Counter Settings:  Prescaler (PSC - 16 bits value)  Counter Mode  Counter Period (AutoReload Register - 32 bits value )  Internal Clock Division (CKD)	71 * Up 65535 * No Division
Combined Channels: Encoder Mod 7.7.1. Parameter Settings:  Counter Settings:  Prescaler (PSC - 16 bits value)  Counter Mode  Counter Period (AutoReload Register - 32 bits value )  Internal Clock Division (CKD)  auto-reload preload	71 * Up 65535 * No Division
Combined Channels: Encoder Mod 7.7.1. Parameter Settings:  Counter Settings:  Prescaler (PSC - 16 bits value)  Counter Mode  Counter Mode  Counter Period (AutoReload Register - 32 bits value )  Internal Clock Division (CKD)  auto-reload preload  Trigger Output (TRGO) Parameters:	71 * Up 65535 * No Division Disable
Combined Channels: Encoder Mod 7.7.1. Parameter Settings:  Counter Settings: Prescaler (PSC - 16 bits value)  Counter Mode  Counter Period (AutoReload Register - 32 bits value)  Internal Clock Division (CKD) auto-reload preload  Trigger Output (TRGO) Parameters:  Master/Slave Mode (MSM bit)	71 * Up 65535 * No Division Disable  Disable (Trigger input effect not delayed)
Combined Channels: Encoder Mod 7.7.1. Parameter Settings:  Counter Settings: Prescaler (PSC - 16 bits value)  Counter Mode Counter Period (AutoReload Register - 32 bits value) Internal Clock Division (CKD) auto-reload preload  Trigger Output (TRGO) Parameters: Master/Slave Mode (MSM bit) Trigger Event Selection	71 * Up 65535 * No Division Disable  Disable (Trigger input effect not delayed)
Combined Channels: Encoder Mod 7.7.1. Parameter Settings:  Counter Settings:  Prescaler (PSC - 16 bits value)  Counter Mode  Counter Period (AutoReload Register - 32 bits value )  Internal Clock Division (CKD) auto-reload preload  Trigger Output (TRGO) Parameters:  Master/Slave Mode (MSM bit)  Trigger Event Selection  Encoder:	71 * Up 65535 * No Division Disable  Disable (Trigger input effect not delayed) Reset (UG bit from TIMx_EGR)
Combined Channels: Encoder Mod 7.7.1. Parameter Settings:  Counter Settings: Prescaler (PSC - 16 bits value)  Counter Mode Counter Period (AutoReload Register - 32 bits value) Internal Clock Division (CKD) auto-reload preload  Trigger Output (TRGO) Parameters: Master/Slave Mode (MSM bit) Trigger Event Selection  Encoder: Encoder Mode	71 * Up 65535 * No Division Disable  Disable (Trigger input effect not delayed) Reset (UG bit from TIMx_EGR)
Combined Channels: Encoder Mod 7.7.1. Parameter Settings:  Counter Settings: Prescaler (PSC - 16 bits value)  Counter Mode Counter Period (AutoReload Register - 32 bits value ) Internal Clock Division (CKD) auto-reload preload  Trigger Output (TRGO) Parameters: Master/Slave Mode (MSM bit) Trigger Event Selection  Encoder: Encoder Mode Parameters for Channel 1	71 * Up 65535 * No Division Disable  Disable (Trigger input effect not delayed) Reset (UG bit from TIMx_EGR)  Encoder Mode TI1
Combined Channels: Encoder Mod 7.7.1. Parameter Settings:  Counter Settings: Prescaler (PSC - 16 bits value)  Counter Mode Counter Period (AutoReload Register - 32 bits value) Internal Clock Division (CKD) auto-reload preload  Trigger Output (TRGO) Parameters: Master/Slave Mode (MSM bit) Trigger Event Selection  Encoder: Encoder Mode Parameters for Channel 1 Polarity	71 * Up 65535 * No Division Disable  Disable (Trigger input effect not delayed) Reset (UG bit from TIMx_EGR)  Encoder Mode TI1  Rising Edge
Combined Channels: Encoder Mod 7.7.1. Parameter Settings:  Counter Settings:  Prescaler (PSC - 16 bits value)  Counter Mode  Counter Period (AutoReload Register - 32 bits value )  Internal Clock Division (CKD) auto-reload preload  Trigger Output (TRGO) Parameters:  Master/Slave Mode (MSM bit)  Trigger Event Selection  Encoder:  Encoder Mode  Parameters for Channel 1  Polarity  IC Selection	71 * Up 65535 * No Division Disable  Disable (Trigger input effect not delayed) Reset (UG bit from TIMx_EGR)  Encoder Mode TI1  Rising Edge Direct

Polarity Rising Edge IC Selection Direct

Prescaler Division Ratio No division

Input Filter 0

#### 7.8. TIM6

mode: Activated

#### 7.8.1. Parameter Settings:

#### **Counter Settings:**

Prescaler (PSC - 16 bits value) 71 \*
Counter Mode Up
Counter Period (AutoReload Register - 16 bits value) 65535
auto-reload preload Disable

#### **Trigger Output (TRGO) Parameters:**

Trigger Event Selection Reset (UG bit from TIMx\_EGR)

#### 7.9. USART1

#### **Mode: Asynchronous**

#### 7.9.1. Parameter Settings:

#### **Basic Parameters:**

Baud Rate 115200

Word Length 8 Bits (including Parity)

Parity None Stop Bits 1

#### **Advanced Parameters:**

Data Direction Receive and Transmit

Over Sampling 16 Samples

#### 7.10. USART2

**Mode: Asynchronous** 

#### 7.10.1. Parameter Settings:

#### **Basic Parameters:**

Baud Rate 115200

Word Length 8 Bits (including Parity)

Parity None Stop Bits 1

**Advanced Parameters:** 

Data Direction Receive and Transmit

Over Sampling 16 Samples

#### 7.11. USART3

**Mode: Asynchronous** 

#### 7.11.1. Parameter Settings:

#### **Basic Parameters:**

Baud Rate 115200

Word Length 8 Bits (including Parity)

Parity None Stop Bits 1

**Advanced Parameters:** 

Data Direction Receive and Transmit

Over Sampling 16 Samples

#### 7.12. FREERTOS

Interface: CMSIS\_V1

#### 7.12.1. Config parameters:

API:

FreeRTOS API CMSIS v1

**Versions:** 

FreeRTOS version 10.2.1 CMSIS-RTOS version 1.02

MPU/FPU:

ENABLE\_MPU Disabled ENABLE\_FPU Disabled

Kernel settings:

USE\_PREEMPTION Enabled

CPU\_CLOCK\_HZ SystemCoreClock

TICK\_RATE\_HZ 1000

7 MAX\_PRIORITIES MINIMAL\_STACK\_SIZE 128 MAX\_TASK\_NAME\_LEN 16 Disabled USE\_16\_BIT\_TICKS Enabled IDLE\_SHOULD\_YIELD Enabled USE\_MUTEXES Disabled USE\_RECURSIVE\_MUTEXES Disabled USE\_COUNTING\_SEMAPHORES QUEUE\_REGISTRY\_SIZE 8 Disabled USE\_APPLICATION\_TASK\_TAG Enabled ENABLE\_BACKWARD\_COMPATIBILITY Enabled USE\_PORT\_OPTIMISED\_TASK\_SELECTION Disabled USE\_TICKLESS\_IDLE USE\_TASK\_NOTIFICATIONS Enabled RECORD\_STACK\_HIGH\_ADDRESS Disabled

#### Memory management settings:

Memory Allocation Dynamic / Static

TOTAL\_HEAP\_SIZE 15360

Memory Management scheme heap\_4

#### Hook function related definitions:

USE\_IDLE\_HOOK Disabled
USE\_TICK\_HOOK Disabled
USE\_MALLOC\_FAILED\_HOOK Disabled
USE\_DAEMON\_TASK\_STARTUP\_HOOK Disabled
CHECK\_FOR\_STACK\_OVERFLOW Disabled

#### Run time and task stats gathering related definitions:

GENERATE\_RUN\_TIME\_STATS Disabled
USE\_TRACE\_FACILITY Disabled
USE\_STATS\_FORMATTING\_FUNCTIONS Disabled

#### Co-routine related definitions:

USE\_CO\_ROUTINES Disabled MAX\_CO\_ROUTINE\_PRIORITIES 2

#### Software timer definitions:

USE\_TIMERS Disabled

#### Interrupt nesting behaviour configuration:

LIBRARY\_LOWEST\_INTERRUPT\_PRIORITY 15
LIBRARY\_MAX\_SYSCALL\_INTERRUPT\_PRIORITY 5

#### Added with 10.2.1 support:

MESSAGE\_BUFFER\_LENGTH\_TYPE size\_t
USE\_POSIX\_ERRNO Disabled

#### 7.12.2. Include parameters:

#### Include definitions:

vTaskPrioritySet Enabled uxTaskPriorityGet Enabled Enabled vTaskDelete vTaskCleanUpResources Enabled \* Enabled vTaskSuspend vTaskDelayUntil Enabled \* Enabled vTaskDelay Enabled xTaskGetSchedulerState Enabled xTaskResumeFromISR xQueueGetMutexHolder Enabled \* xSemaphoreGetMutexHolder Enabled \* pcTaskGetTaskName Enabled \* uxTaskGetStackHighWaterMarkEnabled \* xTaskGetCurrentTaskHandle Enabled \* eTaskGetState Enabled \* xEventGroupSetBitFromISR Disabled xTimerPendFunctionCall Disabled xTaskAbortDelay Enabled \* xTaskGetHandle Enabled \* uxTaskGetStackHighWaterMark2 Enabled \*

#### 7.12.3. Advanced settings:

Newlib settings (see parameter description first):

USE\_NEWLIB\_REENTRANT Disabled

Project settings (see parameter description first):

Use FW pack heap file Enabled

<sup>\*</sup> User modified value

# 8. System Configuration

### 8.1. GPIO configuration

IP	Pin	Signal	GPIO mode	GPIO pull/up pull down	Max Speed	User Label
RCC	PH0- OSC_IN	RCC_OSC_IN	n/a	n/a	n/a	
	PH1- OSC_OUT	RCC_OSC_OUT	n/a	n/a	n/a	
TIM1	PE9	TIM1_CH1	Alternate Function Push Pull	No pull-up and no pull-down	Low	
	PE11	TIM1_CH2	Alternate Function Push Pull	No pull-up and no pull-down	Low	
	PE13	TIM1_CH3	Alternate Function Push Pull	No pull-up and no pull-down	Low	
TIM2	PA5	TIM2_CH1	Alternate Function Push Pull	No pull-up and no pull-down	Low	
TIM3	PA6	TIM3_CH1	Alternate Function Push Pull	No pull-up and no pull-down	Low	
TIM4	PD12	TIM4_CH1	Alternate Function Push Pull	No pull-up and no pull-down	Low	
	PD13	TIM4_CH2	Alternate Function Push Pull	No pull-up and no pull-down	Low	
TIM5	PA0-WKUP	TIM5_CH1	Alternate Function Push Pull	No pull-up and no pull-down	Low	
	PA1	TIM5_CH2	Alternate Function Push Pull	No pull-up and no pull-down	Low	
USART1	PA9	USART1_TX	Alternate Function Push Pull	No pull-up and no pull-down	Very High	
	PA10	USART1_RX	Alternate Function Push Pull	No pull-up and no pull-down	Very High	
USART2	PA2	USART2_TX	Alternate Function Push Pull	No pull-up and no pull-down	Very High	
	PA3	USART2_RX	Alternate Function Push Pull	No pull-up and no pull-down	Very High	
USART3	PB10	USART3_TX	Alternate Function Push Pull	No pull-up and no pull-down	Very High	
	PB11	USART3_RX	Alternate Function Push Pull	No pull-up and no pull-down	Very High	
GPIO	PE2	GPIO_Input	Input mode	No pull-up and no pull-down	n/a	DETECT_0
	PE3	GPIO_Input	Input mode	Pull-up *	n/a	KEY_1
	PE4	GPIO_Input	Input mode	Pull-up *	n/a	KEY_0
	PE5	GPIO_Input	Input mode	No pull-up and no pull-down	n/a	DETECT_3
	PC0	GPIO_Output	Output Push Pull	No pull-up and no pull-down	Low	OUT_0
	PC1	GPIO_Output	Output Push Pull	No pull-up and no pull-down	Low	OUT_1
	PC2	GPIO_Output	Output Push Pull	No pull-up and no pull-down	Low	OUT_2
	PC3	GPIO_Output	Output Push Pull	No pull-up and no pull-down	Low	OUT_3
	PB12	GPIO_Input	Input mode	No pull-up and no pull-down	n/a	TIANMAO_4
	PB13	GPIO_Input	Input mode	No pull-up and no pull-down	n/a	TIANMAO_5

IP	Pin	Signal	GPIO mode	GPIO pull/up pull down	Max Speed	User Label
	PB14	GPIO_Input	Input mode	No pull-up and no pull-down	n/a	TIANMAO_6
	PB15	GPIO_Input	Input mode	No pull-up and no pull-down	n/a	TIANMAO_7
	PD8	GPIO_Input	Input mode	No pull-up and no pull-down	n/a	TIANMAO_0
	PD9	GPIO_Input	Input mode	No pull-up and no pull-down	n/a	TIANMAO_1
	PD10	GPIO_Input	Input mode	No pull-up and no pull-down	n/a	TIANMAO_2
	PD11	GPIO_Input	Input mode	No pull-up and no pull-down	n/a	TIANMAO_3
	PD0	GPIO_Output	Output Push Pull	No pull-up and no pull-down	Low	OUT_4
	PD1	GPIO_Output	Output Push Pull	No pull-up and no pull-down	Low	OUT_5
	PD2	GPIO_Output	Output Push Pull	No pull-up and no pull-down	Low	OUT_6
	PD3	GPIO_Output	Output Push Pull	No pull-up and no pull-down	Low	OUT_7
	PD4	GPIO_Output	Output Push Pull	No pull-up and no pull-down	Low	OUT_8
	PD5	GPIO_Output	Output Push Pull	No pull-up and no pull-down	Low	OUT_9
	PE0	GPIO_Input	Input mode	No pull-up and no pull-down	n/a	DETECT_1
	PE1	GPIO_Input	Input mode	No pull-up and no pull-down	n/a	DETECT_2

### 8.2. DMA configuration

nothing configured in DMA service

### 8.3. NVIC configuration

### 8.3.1. NVIC

Interrupt Table	Enable	Preenmption Priority	SubPriority
Non maskable interrupt	true	0	0
Hard fault interrupt	true	0	0
Memory management fault	true	0	0
Pre-fetch fault, memory access fault	true	0	0
Undefined instruction or illegal state	true	0	0
System service call via SWI instruction	true	0	0
Debug monitor	true	0	0
Pendable request for system service	true	15	0
System tick timer	true	15	0
TIM2 global interrupt	true	5	0
TIM3 global interrupt	true	5	0
TIM4 global interrupt	true	5	0
USART1 global interrupt	true	5	0
USART2 global interrupt	true	5	0
USART3 global interrupt	true	5	0
TIM5 global interrupt	true	5	0
PVD interrupt through EXTI line 16	unused		
Flash global interrupt		unused	
RCC global interrupt		unused	
TIM1 break interrupt and TIM9 global interrupt		unused	
TIM1 update interrupt and TIM10 global interrupt	unused		
TIM1 trigger and commutation interrupts and TIM11 global interrupt	unused		
TIM1 capture compare interrupt	unused		
TIM6 global interrupt, DAC1 and DAC2 underrun error interrupts	unused		
FPU global interrupt		unused	

### 8.3.2. NVIC Code generation

Enabled interrupt Table	Select for init	Generate IRQ	Call HAL handler
	sequence ordering	handler	
Non maskable interrupt	false	true	false
Hard fault interrupt	false	true	false
Memory management fault	false	true	false
Pre-fetch fault, memory access fault	false	true	false
Undefined instruction or illegal state	false	true	false
System service call via SWI instruction	false	false	false

Enabled interrupt Table	Select for init sequence ordering	Generate IRQ handler	Call HAL handler
Debug monitor	false	true	false
Pendable request for system service	false	false	false
System tick timer	false	true	true
TIM2 global interrupt	false	true	true
TIM3 global interrupt	false	true	true
TIM4 global interrupt	false	true	true
USART1 global interrupt	false	true	true
USART2 global interrupt	false	true	true
USART3 global interrupt	false	true	true
TIM5 global interrupt	false	true	true

<sup>\*</sup> User modified value

# 9. System Views

9.1. Category view

9.1.1. Current

### 10. Docs & Resources

Type Link

Datasheet http://www.st.com/resource/en/datasheet/DM00037051.pdf

Reference http://www.st.com/resource/en/reference\_manual/DM00031020.pdf

manual

Programming http://www.st.com/resource/en/programming manual/DM00046982.pdf

manual

Errata sheet http://www.st.com/resource/en/errata\_sheet/DM00037591.pdf

Application note http://www.st.com/resource/en/application\_note/CD00167594.pdf

Application note http://www.st.com/resource/en/application\_note/CD00211314.pdf

Application note http://www.st.com/resource/en/application\_note/CD00249778.pdf

Application note http://www.st.com/resource/en/application\_note/CD00259245.pdf

Application note http://www.st.com/resource/en/application\_note/CD00264321.pdf

Application note http://www.st.com/resource/en/application\_note/CD00264342.pdf

Application note http://www.st.com/resource/en/application\_note/CD00264379.pdf

Application note http://www.st.com/resource/en/application\_note/DM00024853.pdf

Application note http://www.st.com/resource/en/application\_note/DM00025071.pdf

Application note http://www.st.com/resource/en/application\_note/DM00040802.pdf

Application note http://www.st.com/resource/en/application\_note/DM00040808.pdf

Application note http://www.st.com/resource/en/application\_note/DM00042534.pdf

Application note http://www.st.com/resource/en/application\_note/DM00046011.pdf

Application note http://www.st.com/resource/en/application\_note/DM00050879.pdf

Application note http://www.st.com/resource/en/application\_note/DM00072315.pdf

Application note http://www.st.com/resource/en/application\_note/DM00073742.pdf

Application note http://www.st.com/resource/en/application\_note/DM00073853.pdf

Application note http://www.st.com/resource/en/application\_note/DM00080497.pdf

Application note http://www.st.com/resource/en/application\_note/DM00081379.pdf

Application note http://www.st.com/resource/en/application\_note/DM00115714.pdf

Application note http://www.st.com/resource/en/application\_note/DM00123028.pdf

Application note http://www.st.com/resource/en/application\_note/DM00129215.pdf http://www.st.com/resource/en/application\_note/DM00154959.pdf Application note Application note http://www.st.com/resource/en/application\_note/DM00160482.pdf Application note http://www.st.com/resource/en/application\_note/DM00213525.pdf http://www.st.com/resource/en/application\_note/DM00220769.pdf Application note http://www.st.com/resource/en/application\_note/DM00257177.pdf Application note http://www.st.com/resource/en/application note/DM00272912.pdf Application note Application note http://www.st.com/resource/en/application\_note/DM00226326.pdf Application note http://www.st.com/resource/en/application note/DM00236305.pdf Application note http://www.st.com/resource/en/application note/DM00263732.pdf Application note http://www.st.com/resource/en/application\_note/DM00281138.pdf Application note http://www.st.com/resource/en/application\_note/DM00296349.pdf Application note http://www.st.com/resource/en/application\_note/DM00327191.pdf Application note http://www.st.com/resource/en/application\_note/DM00354244.pdf http://www.st.com/resource/en/application\_note/DM00373474.pdf Application note http://www.st.com/resource/en/application\_note/DM00315319.pdf Application note Application note http://www.st.com/resource/en/application\_note/DM00380469.pdf Application note http://www.st.com/resource/en/application\_note/DM00395696.pdf Application note http://www.st.com/resource/en/application\_note/DM00431633.pdf Application note http://www.st.com/resource/en/application\_note/DM00493651.pdf Application note http://www.st.com/resource/en/application note/DM00536349.pdf Application note http://www.st.com/resource/en/application\_note/DM00725181.pdf