

4-Port HDMI™ Signal Switch with I²C Control

Features

- → 4:1 HDMI Switch Mux
- → Non-Blocking EQ path for ideal EQ control in main Receiver chipset
- → -3dB bandwidth up to 5Gbps to support HDMI 1.3a (16-bit color depth per channel)
- → HDMI 1.4 data rate ready
- → DDC active signal buffer or passive switch selectable
- → I²C Register control for switch configuration
- → Automatic HDCP reset circuitry for quick communication when switching from one port to another
- → HPD polarity control and signal trigger through I²C register setting
- → Connector Plug-in detection and Interrupt Flag setting
- → Selectable HPD 5V signal level shifter with open drain output stage or output buffer
- → 3.3V power supply and standby power supply
- → TMDS output enable control
- → Low power consumption to support Energy Star Compliance
- → ESD protection on all I/O pins
 - □ 8kV contact per IEC61000-4-2, level 4
- → Packaging (Pb-free & Green available):
 - □ 80-contact LQFP

Description

Pericom Semiconductor's PI3HDMI series of switch circuits are targeted for high-resolution video networks that are based on DVI/HDMI™ standards. The PI3HDMI2410 is a 4-to-1 HDMI Mux/DeMux signal switch. It is designed for low bit-to-bit skew and high channel-to-channel noise isolation. The maximum data rate support is up to 5Gbps which can meet HDMI 1.3a standard and support the resolution requirement of next generation HDTV and PC graphics.


PI3HDMI2410 is designed specifically for ATC-Sink requirements. All switch control settings are through I²C bus to provide flexible design and reducing peripheral components. Selectable active signal buffer for DDC bus can optimize the bi-directional data transmission for long trace or cable applications.

All input pins are protected with Pericom's ESD protection circuits supporting ESD damage as high as 8kV contact per IEC61000-4-2 Level 4 specification.

09-0099 1 www.pericom.com PS9058 11/30/09




Block Diagram





Pin Assignment – 80-Contact LQFP





Pinout Table

Pin Name	I/O Type	Description
V_{DD}	I/O	$3.3 V$ power supply. When V_{DD} is off, the TMDS channels will be powered down.
SV_{DD}	I/O	3.3V standby power supply. $SV_{\rm DD}$ is for all side band signals, I^2C register and I^2C bus.
HPD_SINK	I	Sink side hot plug detector input. High: 5-V power signal asserted from source to sink and EDID is ready. Low: No 5-V power signal asserted from source to sink, or EDID is not ready.
HPD_A	О	Port A HPD output
HPD_B	О	Port B HPD output
HPD_C	О	Port C HPD output
HPD_D	О	Port D HPD output
 D0+A		*
D0-A		
D1+A		
D1-A		
D2+A	I	Port A TMDS inputs
D2-A		
D3+A		
D3-A		
D0+B		
D0-B		
D1+B		
D1-B	I	Port B TMDS inputs
D2+B	1	Tore b Twib's inputs
D2-B		
D3+B		
D3-B		
D0+C		
D0-C		
D1+C		
D1-C	I	Port C TMDS inputs
D2+C	1	Total Carabo inputs
D2-C		
D3+C		
D3-C		



Pin Name	I/O Type	Description				
D0+D						
D0-D						
D1+D						
D1-D	I	Port D TMDS inputs				
D2+D						
D2-D						
D3+D						
D3-D						
D0+						
D0-						
D1+ D1-						
D1- D2+	О	TMDS outputs				
D2-						
D3+						
D3-						
SCL_A	I/O	Port A DDC Clock				
SCL_B	I/O	Port B DDC Clock				
SCL_C	I/O	Port C DDC Clock				
SCL_D	I/O	Port D DDC Clock				
SDA_A	I/O	Port A DDC Data				
SDA_B	I/O	Port B DDC Data				
SDA_C	I/O	Port C DDC Data				
SDA_D	I/O	Port D DDC Data				
SCL_SINK	I/O	Sink side DDC Clock				
SDA_SINK	I/O	Sink side DDC Data				
SCL_CTL	I/O	I ² C Clock				
SDA_CTL	I/O	I ² C Data				
WP_SET	I	WP_SET = 0 (Default), Set B1b[1] as INT Flag. WP_SET = 1, DDC_WP[A:D] is programmable by B1b[1].				
DDC_WPA,		,				
DDC_WPB, DDC_WPC,						
		Open drain output. When WP_SET = 1, general purpose logic configured by B1b[1]				
DDC_WPD,						
ŌĒ	I	Output Enable control. Active low.				
A1	I	I ² C Address 1				
A0	I	I ² C Address 0				



Pin Name	I/O Type	Description
5V_PortA,		
5V_PortB,	т.	
5V_PortC,	1	Connector 5V port.
5V_PortD		
	I	DDC buffer V _{IL} selection.
MCEI		$VSEL = 0V, V_{IL} = 0.5V$
VSEL		$VSEL = 0.5 V_{DD}, V_{IL} = 0.45 V$
		$VSEL = V_{DD}, V_{IL} = 0.6V$

Truth Table

WP_SET	B1_b[1]	DDC_WP[A:D]
1	0	Hi_Z
1	1	0
0	X	Hi_Z

I²C Control Register

- <u></u>									
		b 7	b 6	b 5	b 4	b 3	b2	b1	b 0
	Address Byte	1	0	1	0	1	A1	A0	0/1 *
	7	1	U	1	U	1	Hardware Selectable	Hardware Selectable	0/1 **

^{* 0:}Write; 1:Read



Data Byte 0: Control Register

D:4	Description	True	Power Up	I a cia Cattinga
Bit	Description	Туре	Condition	Logic Settings
7	HDMI input port selection	R/W	0	00 = Port A
				01 = Port B
6	HDMI input port selection	R/W	0	10 = Port C
	1 1			11 = Port D
5	HPD Logic Selection	R/W	1	0 = Inverted
3	THE D Logic Selection	IC/ VV	1	1 = Non Inverted
4	UDD Input Soloation	R/W	0	0 = HPD_SINK
4	HPD Input Selection	K/ VV	0	$1 = I^2C$ Register Setting B0b[3:0]
				I. Byte0 b[4] = 1
	HPD Port D Logic Setting	R/W		HPD Port D Register setting
3			0	II. Byte0 $b[4] = 0$
				Test mode
				I. Byte0 b[4] = 1
				HPD Port C Register setting
2	HPD Port C Logic Setting	R/W	0	II. Byte0 $b[4] = 0$
				Test mode
				I. Byte0 b[4] = 1
				HPD Port B Register setting
1	HPD Port B Logic Setting	R/W	0	II. Byte0 b[4] = 0
				Test mode
				I. Byte0 b[4] = 1
				HPD Port A Register setting
0	HPD Port A Logic Setting	R/W	0	II. Byte0 b[4] = 0
				Test mode



Data Byte 1: Control Register

Bit	Description	Туре	Power Up Condition	Logic Settings
7	HPD Output Stage selection	R/W	0	0 = Open Drain
/	HPD Output stage selection	IX/ VV	U	1 = Output Buffer
6	Output Enable	R/W	1	0 = Output Disable (also drives switch into power down mode)
				1 = Output Enable
5	5V_Port D connect	R	0	0 = Disconnected
3	5v_Port D connect	K	U	1 = Connected; Set INT Flag
4	5V_Port C connect	R	0	0 = Disconnected
4		K	U	1 = Connected; Set INT Flag
3	5V_Port B connect	R	0	0 = Disconnected
3				1 = Connected; Set INT Flag
2	5V_Port A connect	R	0	0 = Disconnected
2		K		1 = Connected; Set INT Flag
	DE E			When WP_SET = 0, B1b[1] is configured as INT flag.
1		R/W	0	0 = INT Flag Clear
1	INT Flag	IX/ VV	U	1 = INT Flag Set
				When WP_SET = 1, B1b[1] is configured as DDC_WP input setting.
0	DDC channel selection	D /347	0	0 = Passive switch
0	DDC channel selection	R/W	0	1 = Active switch buffer

 $^{^{\}star}$ External hardware control pin WP_SET will set B1b1 to be INT Flag or DDC_WP[0:3] input.



Bus transactions

Data transfers follow the format shown in Fig.1. After the START condition (S), a slave address is sent. This address is 7 bits long followed by an eighth bit which is a data direction bit (R/W) - a 'zero' indicates a transmission (WRITE), a 'one' indicates a request for data (READ). A data transfer is always terminated by a STOP condition (P) generated by the master. However, if a master still wishes to communicate on the bus, it can generate a repeated START condition (Sr) and address another slave without first generating a STOP condition. Various combinations of read/write formats are then possible within such a transfer.




Figure 1: A Complete Data Transfer



Data is transmitted to the PI3HDMI2410 registers using the Write mode as shown in Figure 2. Data is read from the PI3HDMI2410 registers using the Read mode as shown in Figure 3.




Figure 2: Write to Control Register





Figure 2: Read to Control Register



HPD Output Buffer



Data Channel Pull-down Resistor Control

Pull-down resistor active conditions:

- 1. The Data Channel is unselected
- 2. Output enable control /OE is disable(/OE=High) or B1b[6]=Low, pull down on all channels
- 3. No normal operation voltage input (but standby voltage SVDD is still On), pull down on all channels

Output Enable control

Output Disable can be asserted through external \overline{OE} pin or through I²C.

ŌĒ	OE_I ² C B1b[6]	Operation
Low	High	Enable
Low	Low	Disable
High	X	Disable

Default value: $\overline{OE} = Low$; Byte 1 b[6] = High



Absolute Maximum Ratings (Over operating free-air temperature range)

Item	Rating
Supply Voltage to Ground Potential	5.5V
All Inputs and Outputs	-0.5V to V _{DD} +0.5V
Ambient Operating Temperature	-40 to +85°C
Storage Temperature	-65 to +150°C
Junction Temperature	150°C
Soldering Temperature	260°C

Stress beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device.

Recommended Operation Conditions

Parameter	Min.	Тур.	Max.	Unit
Ambient Operating Temperature	-40		+85	°C
Power Supply Voltage (measured in respect to GND)	+3.0		+3.6	V

DC Specifications

 V_{DD} = 3.3V ±10%, Ambient Temperature 0 to +70°C

Symbol	Parameter	Conditions	Min	Nom	Max	Units	
V _{DD}	Operating Voltage		3.0	3.3	3.6	V	
I_{DD}	Supply Current	Output Enable		5.0	6		
I _{DDQ}	Quiescent Supply Cur- rent	Output Disable		1.7	2	mA	
Voh_ddc	DDC passive switch Output High Voltage	Test condition as $I_O = 0$ (open load), $V_I = 5.5V$	SV _{DD} -1.0				
Vol_ddc	DDC Buffer Output Low Voltage	Source side, $I_{OL} = 3mA$ External pull-up to 3.3V from $1.5k\Omega$ to $4.7k\Omega$			0.4	V	
	Low voltage	Sink side, I _{OL} = 3mA	0.65	0.75	0.95		



Symbol	Parameter	Conditions	Min	Nom	Max	Units
	DDC Buffer Input High	Source side (VSEL = 0)		1.7		
Vih_ddc	Voltage	Sink side (VSEL = 0)		0.5		
37	DDC Buffer Input Low	Source side			0.8	
V _{IL_DDC}	Voltage	Sink side (VSEL = 0)	0.45	0.5	0.6	
V _{IH_V5_A} ,						
$V_{\text{IH_V5_B}}$,	Input High Voltage of		2.4			
$V_{\text{IH_V5_C}}$,	5V ports		2.4			V
V _{IH_V5_D} ,						
$V_{\text{IL_V5_A}}$,						
$V_{\text{IL_V5_B}}$,	Input Low Voltage of 5V				0.8	
$V_{IL}V_5_C$,	ports				0.8	
$V_{IL_V5_D}$,						
37	Buffer Output Low Voltage	$I_{OL} = 4 \text{ mA}$			0.4	
Vol_hpd	Open Drain Output Low Voltage	$I_{OL} = 4 \text{ mA}$	0		0.4	
V _{OH_HPD}	Buffer Output High Voltage	I _{OH} = 3 mA	2.4			
T	Official Control	$V_{\rm DD} = 0 V, V_{\rm IN} = 3.6 V$		12	20	
I _{OFF} (HPD)	Off Leakage Current	$V_{\rm DD} = 0$ V, $V_{\rm IN} = 5.5$ V		20	35	
_	Open Drain Output	$V_{\rm DD} = 3.6 \text{V}, V_{\rm IN} = 3.6 \text{V}$		12	15	— μA
$ m I_{OZ_HPD}$	Leakage Current	$V_{\rm DD} = 3.6 \text{V}, V_{\rm IN} = 5.5 \text{V}$		21	38	
Vol_ddc_wp	Open Drain Output Low Voltage	$I_{OL} = 4 \text{ mA}$			0.4	V
C_{IO}^{1}	Input/output capacitance (Passive Switch)	$V_{\rm DD} = 0V$ or 3.0V, Frequency = $100kHz$		6	9	pF

Note:

1. Measured at Vbias = 0V or 5V, Vrms = 0.2V;

Vbias = 1.65**V**, **Vrms** = 0.9**V**;

 $Vbias=2.5V,\,Vrms=1.2V.$



Dynamic Specifications

 $V_{DD} = 3.3 V \pm 10\%$, T_A -40 to +85°C, GND = 0V

Parameter	Description	Conditions	Min	Тур	Max	Units
XTALK	Crosstalk on High-speed Channels	f = 1.13 GHz		-34		- dB
		f = 825 GHz		-36		
O _{IRR}	OFF Isolation on High-speed Channels	f = 1.13 GHz		-28		
		f = 825 GHz		-32		
ILOSS	Defferential Insertion Loss on High-speed Channels	DR = 1.65Gbps		-1.5		dB
		DR = 2.0Gbps		-1.73		
		DR = 2.25Gbps		-1.82		
		DR = 3.0Gbps		-1.99		
		DR = 3.4Gbps		-2.08		
BW	-3dB BW for TMDS channels			2.5		GHz


Capacitance Measurement $(V_{DD} = 3.3V, T_A = 25$ °C)

Test Condition	Capacitance	Units
SDA_CTL	3.0	
SCL_CTL	2.3	pF
HPD_Sink	1.7	

Vbias=0.6V



Packaging Mechanical: 80-Contact LQFP (FF)



07-0100

Note:

• For latest package info, please check: http://www.pericom.com/products/packaging/mechanicals.php

Ordering Information

Ordering Code	Package Code	Package Type
PI3HDMI2410FFE FF		Pb-free & Green, 80-Contact, LQFP

- 1. Thermal characteristics can be found on the company web site at www.pericom.com/packaging/
- 2. E = Pb-free and Green
- 3. Adding an X suffix = Tape/Reel

Pericom Semiconductor Corporation • 1-800-435-2336