

CONTENT INDEXING

6 LAYERS PCB STACK é g PCB=1 0 mm


TOP	<div></div>	Silkscreen 25um 1oz (35um)
	Prepreg 1080*1 (75um)	
GND1	<div></div>	Hoz (18um)
	Prepreg 2116*1 (115um)	
POWER	<div></div>	Hoz (18um)
	Adjust Core 465um	
SIGNAL	<div></div>	Hoz (18um)
	Prepreg 2116*1 (115um)	
GND2	<div></div>	Hoz (18um)
	Prepreg 1080*1 (75um)	
BOTTOM	<div></div>	1oz (35um) Silkscreen 25um

Note:
1.If the Value or option of the component properties is DNP indicating do not mount it

- Note
- Option
- Description

Revision History

Version	Date	Author	Change Note	Approved
V1.0	2018.09.27	jzx	First edition	
V1.1				
V1.2				
V1.3				





I2C MAP

Port	Pin name	Domain	Bus name	Pull-up voltage	Slave Device	Slave Addr (MS 7Bits)	Note	Slave Bus Capability
I2C0	GPIO1_B7/SPI3_RXD/I2C0_SDA GPIO1_C0/SPI3_TXD/I2C0_SCL	PMUIO2	I2C_SDA_PMIC I2C_SCL_PMIC	VCC_1V8	Rockchip RK808-D	0x1b	PMIC	100kHz,400KHz
					Silergy SYR837PKC	0x40	DC-DC BUCK	100kHz,400KHz,3.4MHz
					Silergy SYR838PKC	0x41	DC-DC BUCK	100kHz,400KHz,3.4MHz
I2C1	GPIO4_A1/I2C1_SDA GPIO4_A2/I2C1_SCL	APIO5	I2C_SDA_VIDEO I2C_SCL_VIDEO	VCC_1V8	Toshiba TC358749XBG	1F	HDMI Transmit	
I2C2	GPIO2_A0/VOP_D0/CIF_D0/I2C2_SDA GPIO2_A1/VOP_D1/CIF_D1/I2C2_SCL	APIO2	I2C2_SDA I2C2_SCL	VCC_3V0	2410	0X54		
					2410	0X55		
					9777	0X20		
					7719	0X44		
I2C3	GPIO4_C0/I2C3_SDA/UART2B_RX GPIO4_C1/I2C3_SCL/UART2B_TX	APIO4	I2C_SDA_HDMI I2C_SCL_HDMI	VCC_3V0				
I2C4	GPIO1_B3/I2C4_SDA GPIO1_B4/I2C4_SCL	PMUIO2	I2C_SDA_TYPEC I2C_SCL_TYPEC	VCC_1V8	ALC5672	0X38		
					Toshiba TC358749XBG	1F	HDMI Transmit	
I2C5	GPIO3_B2/MAC_RXER/I2C5_SDA GPIO3_B3/MAC_CLK/I2C5_SCL	APIO1	Other pin function					
I2C6	GPIO2_B1/SPI2_RXD/CIF_HREF/I2C6_SDA GPIO2_B2/SPI2_TXD/CIF_CLKIN/I2C6_SCL	APIO2	RESERVE					
I2C7	GPIO2_A7/VOP_D7/CIF_D7/I2C7_SDA GPIO2_B0/VOP_CLK/CIF_VSYNC/I2C7_SCL	APIO2	RESERVE					









Part Port	Domain	Pin name in datasheet	I/O type	Power supply	Power source
Part C	PMUIO1	pmuio1_gpio0ab	1.8V only	VCCA_1V8	RK808-D VLDO3
Part E	PMUIO2	pmu1830_gpio1abcd	1.8V (Default) 3.0V	VCC_1V8	RK808-D Buck4
Part I	APIO1	gmac_gpio3abc	3.3V only	VCC_1V8 VCC3V3_LAN	RK808-D Buck4
Part L	APIO2	bt656_gpio2ab	1.8V (Default) 3.0V	VCC_1V8	RK808-D VLDO3
Part G	APIO3	wifi/bt_gpio2cd	1.8V only	VCC_1V8	RK808-D Buck4
Part K	APIO4	gpio1830_gpio4cd	1.8V 3.0V (Default)	VCC_1V5 VCC_3V0	RK808-D VLDO6 RK808-D VLDO8
Part J	APIO5	audio_gpio3d_gpio4a	1.8V (Default) 3.0V	VCC_1V8	RK808-D Buck4
Part F	SDMMC0	sdmmc_gpio4b	1.8V 3.0V (Default)	VCCIO_SD	RK808-D VLDO4

RK808-D Power Diagram and Sequence

PowerName	PMIC Channel	Time Slot (step 240)	Default voltage	Supply Limit	Default ON/OFF	Sleep ON/OFF
VCC3V3_SYS	BK_02DC	Step11	3.3V	2.0A	ON	ON
VCC1V8	DCDC1	Step11	1.8V	1.0A	ON	ON
VCCA1V8	VLDO3	Step11	1.8V	100mA	ON	ON
VCC1V5	VLDO4	Step11	1.5V	100mA	ON	ON
VCC1V0	DCDC2	Step11	0.9V	1.0A	ON	ON
VCCA0V9	BK_02DC	Step11	0.9V	300mA	ON	OFF
VDD_CPU_B	BK_02DC	Step11	0.9V	6.0A	ON	OFF
VDD_GPU	BK_02DC	Step11	0.9V	6.0A	ON	OFF
VCC_DDR	DCDC1	Step12	1.8V	2.3A	ON	ON
VCC3V3_SYS	BK_02DC	Step12	3.3V	100mA	ON	ON
VDD_CPU_B	DCDC2	Step13	0.9V	5.0A	ON	OFF
VDD_GPU	DCDC1	Step14	1.8V	1.0A	ON	OFF
VCC1V8	VLDO3	Step15	1.8V	100mA	ON	ON
VCCA1V8	VLDO4	Step17	1.8V	100mA	OFF	ON
VCC1V5	VLDO4	Step17	1.5V	100mA	OFF	ON
VCCA0V9	VLDO3	Step17	0.9V	300mA	OFF	ON
Reserved	VBUS0V2	Step18	0.9V	5.0A	OFF	OFF
Reserved	VLDO1		1.5V	100mA	OFF	OFF
Reserved	VLDO2		0.9V	300mA	OFF	OFF
RESET	VLDO3	Step17	0.9V	100mA	ON	OFF




GMAC 10/100/1000 RGMII Ethernet PHY




Title		
<Title>		
Size	Document Number	Rev
A3	<Doc>	<RevCode>
Date: Thursday, January 17, 2019 Sheet 1 of 1		

RK3399_C



Cristal selection requirements:
1.Nominal Frequency is 24MHz;
2.Frequency tolerance is +/-20ppm;
3.Operating Temperature range is -20~70°C
4.Equivalent resistance < 60ohm;




Note:All the Power filter capacitors should be placed close to the power pins of RK3399

Title		<Title>
Size	Document Number	Rev
A4	<Doc>	<RevC>
Date:	Saturday, January 19, 2019	Sheet 1 of 1

RK3399_H

U1000H
RK3399

This part work in 1.8V mode only



EMMC design rules:


- 1.Data[0:3],CMD and Strobe lines routing parallel as a group,and be isolated with other signals by GND line,the skew between group is less than 200mils;
- 2.Clk should be isolated with other signals by GND line;The skew between data signals is less than 20ps;
- 3.Max trace length < 3.93inchs;
- 4.Trace impedance 50ohm+/-10%;
- 5.The distance between other signals follows the 3W rule;
- 6.R1300 should be place close to RK3399;

Note:All the Power filter capacitors should be placed close to the power pins of RK3399

RK3399_F

U1000F
RK3399

This part work in 1.8V/3.0V auto



SDMMC design rules:

- 1.Data[0:3] and CMD lines routing parallel as a group,and be isolated with other signals by GND line,the skew between group is less than 200mils;
- 2.Clk should be isolated with other signals by GND line;The skew between data signals is less than 20ps;
- 3.Max trace length < 3.93inchs;
- 4.Trace impedance 50ohm+/-10%;
- 5.The distance between other signals follows the 3W rule;

Note:All the Power filter capacitors should be placed close to the power pins of RK3399

Title			
<Title>			
Size	Document Number		Rev
A4	<Doc>		<RevC>
Date:	Tuesday, February 12, 2019		Sheet 1 of 1

Pin 10000U RK3399

Pin	Signal	Connection
10000U	USIC_STROBE	AJ30
10000U	USIC_DATA	AJ31
10000U	USIC_AVDD_0V9	AD25
10000U	USIC_AVDD_1V2	AD24

The diagram illustrates the electrical connections for the USB2.0 PHY0 and PHY1 blocks within the RK3399 SoC. It shows the internal signal paths and the external components required for proper operation.

USB2.0 PHY0 Connections:


- Host Side (Left):**
 - HOST0_DP and HOST0_DM are connected to the AB30 and AB31 pins of the USB2.0_DP0 connector.
 - TYPEC0_DP and TYPEC0_DM are connected to the AG23 and AH23 pins of the USB2.0_DP0 connector.
 - TYPEC0_ID is connected to the AL30 pin of the USB2.0_DP0 connector.
 - TYPEC0_U2VBUSDET is connected to the AK30 pin of the USB2.0_DP0 connector.
 - USB0_RBIAS is connected to the AC31 pin of the USB2.0_DP0 connector.
- Internal Connections:**
 - AC31 is connected to R1400 (1kΩ) and R0402 (2kΩ).
 - R1400 and R0402 are connected to the 133R1% pin of the USB2.0_DP0 connector.
- External Connections (Right):**
 - HOST0_DP and HOST0_DM are connected to the HOST0_DP and HOST0_DM pins of the USB2.0_DP0 connector.
 - TYPEC0_DP and TYPEC0_DM are connected to the TYPEC0_DP and TYPEC0_DM pins of the USB2.0_DP0 connector.
 - TYPEC0_ID is connected to the P1400 pin of the USB2.0_DP0 connector.
 - TYPEC0_U2VBUSDET is connected to the TYPEC0_U2VBUSDET pin of the USB2.0_DP0 connector.

USB2.0 PHY1 Connections:

- Host Side (Left):**
 - HOST1_DP and HOST1_DM are connected to the AA30 and AA31 pins of the USB2.0_DP1 connector.
 - TYPEC1_DP and TYPEC1_DM are connected to the AG24 and AH24 pins of the USB2.0_DP1 connector.
 - TYPEC1_ID is connected to the AE26 pin of the USB2.0_DP1 connector.
 - TYPEC1_U2VBUSDET is connected to the AK31 pin of the USB2.0_DP1 connector.
 - USB1_RBIAS is connected to the AC30 pin of the USB2.0_DP1 connector.
- Internal Connections:**
 - AC30 is connected to R1401 (1kΩ) and R0402 (2kΩ).
 - R1401 and R0402 are connected to the 133R1% pin of the USB2.0_DP1 connector.
- External Connections (Right):**
 - HOST1_DP and HOST1_DM are connected to the HOST1_DP and HOST1_DM pins of the USB2.0_DP1 connector.
 - TYPEC1_DP and TYPEC1_DM are connected to the USB3_DP and USB3_DM pins of the USB2.0_DP1 connector.
 - TYPEC1_ID is connected to the USB3_DP pin of the USB2.0_DP1 connector.
 - TYPEC1_U2VBUSDET is connected to the USB3_DP pin of the USB2.0_DP1 connector.

Power and Ground Connections:

- USB_AVDD_0V9:** Connected to V24, which is connected to R1404 (1kΩ) and R0402 (2kΩ). R1404 and R0402 are connected to the 1R_5% pin of the USB2.0_DP0 connector.
- USB_AVDD_1V8:** Connected to U24, which is connected to R1405 (1kΩ) and R0402 (2kΩ). R1405 and R0402 are connected to the 1R_5% pin of the USB2.0_DP1 connector.
- USB_AVDD_3V3:** Connected to Y25, which is connected to the VCC3V3_SYS pin of the USB2.0_DP0 connector.



USB2.0 design rules:

- 1.Max intra-pair skew < 4ps;
- 2.Max trace length < 6inchs;
- 3.Max allowed via < 6;
- 4.Trace impedance 90ohm+/-10%;
- 5.The distance between other signals follows the 3W rule;

U1000S
RK3399

USB3.0 PHY0

TYPECO_TX1P
TYPECO_TX1M

TYPECO_RX1P
TYPECO_RX1M

TYPECO_TX2P
TYPECO_TX2M

TYPECO_RX2P
TYPECO_RX2M

TYPECO_RCLKP
TYPECO_RCLKM

TYPECO_CC1
TYPECO_CC2

TYPECO_AUXP
TYPECO_AUXM

TYPECO_AUXP_PD_PU
TYPECO_AUXM_PU_PD

TYPECO_U3VBUSDET
TYPECO_REXT
TYPECO_REXT_CC

TYPECO_AVDD_0V9_1
TYPECO_AVDD_0V9_2

TYPECO_AVDD_1V8

TYPECO_AVDD_3V3

AL22
AK22

AK21
AL21

AL24
AK24

AK23
AL23

AE18
AD18

AH18
AH20

AK20
AL20

AH17
AG17

AD19
AG18
AG20

Y19
Y18

AA18

AB18

TYPECO_TX1P
TYPECO_TX1M

TYPECO_RX1P
TYPECO_RX1M

TYPECO_TX2P
TYPECO_TX2M

TYPECO_RX2P
TYPECO_RX2M

TYPECO_RX2N
TYPECO_RX2P


TYPECO_SBU1
TYPECO_SBU2

R1402 1 499R 2 R0402 1%

VCCA_0V9

VCCA_1V8

VCC3V3_SYS



USB3.0 design rules:


- 1.Max intra-pair skew < 4ps;
- 2.Max length skew between TX and RX < 1.6ns;
- 3.Max trace length < 6inchs;
- 4.Max allowed via < 4;
- 5.Trace impedance 90ohm+/-10%;
- 6.The distance between other signals follows the 3W rule;

[illegible]


Title <Title>			
Size A3	Document Number <Doc>		Rev <Rev Code>
Date:	Thursday, January 17, 2019	Sheet 1 of 1	

Title <Title>			
Size A4	Document Number <Doc>		Rev <Rev>
Date:	Thursday, January 17, 2019	Sheet 1 of 1	

RK3399_L




RK3399_P



MIPI design rules:
1.Max intra-pair skew < 4ps;
2.Max length skew between clk and data < 7ps;
3.Max trace length < 7.2inches;
4.Max allowed via < 4;
5.Trace impedance 100ohm+/-10%;
6.The distance between other signals follows the 3W rule;



RK3399_R




Note:All the Power filter capacitors should be placed close to the power pins of RK3399

Title			
<Title>			
Size	Document Number		Rev
A4	<Doc>		<Rev>
Date:	Friday, January 25, 2019	Sheet 1 of 1	
2		1	


eMMC FLASH




Note:
Reserve TestPoint for firmware update.
If EMMC_CLKO=0V at power-on reset,
then system will enter into Maskrom mode.




VCC3V3_SYS







VCC_1V8



Note: All the Power filter capacitors should be placed close to the power pins of eMMC




HDMI to MIPI:TC358749XBG




Title <Title>			
Size Custom<Doc>	Document Number		Rev <Rev/Code>
Date:	Tuesday, January 29, 2019	Sheet 1 of 1	

SDIO WIFI/BT MODULE-MIMO

Note:VBAT voltage range is 3.0V~4.8V,
and peak-current is at least 400mA.




Title				
<Title>				
Size	Document Number			Rev
A4	<Doc>			<Rev>
Date:	Wednesday, January 23, 2019		Sheet	1 of 1
2			1	




RK3399_N

- HDMI design rules:
- 1.Max intra-pair skew < 4ps;
 - 2.Max length skew between clk and data < 80ps;
 - 3.Max trace length < 9.8inchs;
 - 4.Max allowed via < 4;
 - 5.Trace impedance 100ohm+/-10%;
 - 6.The distance between other signals follows the 3W rule;




Note:All the Power filter capacitors should be placed close to the power pins of RK3399

RK3399_Q




RK3399_M




- eDP design rules:
- 1.Max intra-pair skew <4 ps;
 - 2.Max trace length < 6inchs;
 - 3.Max allowed via < 4;
 - 4.Trace impedance 90ohm+/-10%;
 - 5.The distance between other signals follows the 3W rule;

Title			
<Title>			
Size	Document Number		Rev
A4	<Doc>		<RevC>
Date:	Friday, January 18, 2019		Sheet 1 of 1


RK3399_E




RK3399_G



RK3399_J




RK3399_E



1.8V Only	VDDPST=VDDIO=1.8V
3.3V Only	VDDPST=1.8V, VDDIO=3.3V
1.8V/3.0V mode	3.0V mode: VDDPST=1.5V, VDDIO=3.0V 1.8V mode: VDDPST=1.8V, VDDIO=1.8V

Note:All the part which support 1.8V and 3.0V mode, software config should match with hardware design.


RK3399_K



Title	<Title>	Rev	<RevCode>
Size	Document Number		
Custom-Doc			
Date:	Friday, January 25, 2019	Sheet	1 of 1


RK3399_O

U10000
RK3399



PCIE design rules:



- 1.Max intra-pair skew < 4ps;
- 2.Max inter-pair skew < 1.6ns;
- 3.Max trace length < 14inches;
- 4.Max allowed via < 4;
- 5.Trace impedance 100ohm+/-10%;
- 6.The distance between other signals follows the 3W rule;




Note:All the Power filter capacitors should be placed close to the power pins of RK3399

Title		
<Title>		
Size	Document Number	Rev
A4	<Doc>	<RevC>
Date:	Friday, January 25, 2019	Sheet 1 of 1


PMIC RK808-D




Power of VCCA 0V9




Over-temperature Protection & RESET




Power of VDD_CPU_B




Power of VDD_GPU






Power of VCC3V3 SYS




Power of VCC3V0 SD






USB2.0 OTG Port


USB2.0 HOST Port



DP to HDMI:PS176




HDMI Output Port




PS176 Power


Power Supply



Note: All the Power filter capacitors should be placed close to the power pins of PS176




Title			<Title>		
Size A2	Document Number <Doc>				Rev <Rev>
Date:	Friday, January 16, 2015		Sheet	1	of 1




Title			<Title>		
Size		Document Number			Rev
Custom		<Doc>			<RevCode>
Date:		Monday, March 11, 2019		Sheet	1 of 1

TF CARD




UART for debug



Title		
<Title>		
Size	Document Number	Rev
A4	<Doc>	<Rev>
Date:	Thursday, January 17, 2019	Sheet 1 of 1

LED




Note:
Blue LED shows work states



Title		
<Title>		
Size	Document Number	Rev
A4	<Doc>	<RevC>
Date:	Thursday, January 17, 2019	Sheet 1 of 1

HEATSINK/FAN (option)


Note:Power for FAN,It can be deleted if no need.





Title		
<Title>		
Size	Document Number	Rev
A	<Doc>	<RevCode>
Date:	Thursday, January 17, 2019	Sheet 1 of 1

eFUSE (option)


Note:Power for eFUSE Program,it is recommended to reserve on the tooling.It can be deleted if no need.



Title			
<Title>			
Size	Document Number		Rev
A	<Doc>		<RevCode>
Date:	Thursday, January 17, 2019	Sheet	1 of 1




SATA Differential trace, space, trace is 5, 7, 5 (mil).
Ground gap is 20mil. Impedance is 100ohm.







USB Differential trace, space, trace is 8, 7, 8 (mil).
Ground gap is 20mil. Impedance is 90ohm.


USB3.0 HOST Port



Note: All the ESD components should be placed close to the port







I2C地址: 101010 0 0X55

HDMI12_4C1_CL-
HDMI12_4C1_CLV-
HDMI12_4C1_D0-
HDMI12_4C1_D0+
HDMI12_4C1_D1-
HDMI12_4C1_D1+
HDMI12_4C1_D2-
HDMI12_4C1_D2+

HDMI12_4C1_HPD
HDMI12_4C1_SDA
HDMI12_4C1_SCL

HDMI12_4C1_D0-
HDMI12_4C1_D0+
HDMI12_4C1_D1-
HDMI12_4C1_D1+
HDMI12_4C1_D2-
HDMI12_4C1_D2+


HDMI12_4C1_HPD
HDMI12_4C1_SDA
HDMI12_4C1_SCL





HDMI12_4C1_D0-
HDMI12_4C1_D0+
HDMI12_4C1_D1-
HDMI12_4C1_D1+
HDMI12_4C1_D2-
HDMI12_4C1_D2+


HDMI12_4C1_HPD
HDMI12_4C1_SDA
HDMI12_4C1_SCL

HDMI12_4C1_D0-
HDMI12_4C1_D0+
HDMI12_4C1_D1-
HDMI12_4C1_D1+
HDMI12_4C1_D2-
HDMI12_4C1_D2+

Rev	<Title>	Rev
Size	Document Number	<Rev Code>
CustID	CustID	
Date:	Thursday, January 17, 2019	Sheet 1 of 1







DDR FILTER

