
You are allowed to use one sheet of scrap paper. Feel free to request scrap paper from your Teaching Assistants. Please make sure that all of your answers are contained within the answer boxes or the fill-in lines. Do not write your work in the answer boxes, keep all of your work on your scrap paper . You will NOT be given credit for showing work. Having anything except the answer inside the boxes or above the fill-in lines reduces autograder performance and might cause incorrect results. Make sure to write your name, username, and answers legibly. You will not receive credit for illegible answers.

## State Machines

1. Fill in the truth table for a binary encoded (reduced) state machine according to the state diagram.

S1, S0 are the two bits representing the current state's number and N1, N0 are the ones representing the next state, where the bits denoted with 0 represent the least-significant bit.



S1	S0	G	N1	N0	
0	0	0	_0_	_0_	
0	0	1	_0_	_1_	
0	1	0	_1_	_0_	
0	1	1	_0_	_0_	
1	0	0	_1_	_0_	
1	0	1	_1_	_0_	
1	1	0	_x_	_x_	
1	1	1	_x_	_x_	

2. Simplify the following K-map and write the simplified boolean expressions in the box. Only the expressions will be graded, and not the groupings drawn on the map. Write your answer in sum/product notation, for example AB + BC. Only the most efficient (the most simplified) expression will get full credit.

CD AB	11	10	00	01
11	1	0	1	х
10	0	1	0	0
00	х	1	0	Х
01	Х	0	1	1

Write your simplified expression in this box:

16

14

## LC-3 Control Signals

3.	The control signals activated for	each cycle of a	ı particular L	C3 instruction	are listed below.	. Answer the
	questions based on these signals.					

The Fetch Phase Cycle 1: GatePC, LD.MAR, PCMUX=PC+1, LD.PC Cycle 2: MEM.EN, MDR.SRC.MUX=MEM, LD.MDR Cycle 3: GateMDR, LD.IR		The Decode Phase You do not need to worry about the decode phase.			at Cycle ADD ADD MAR Gatel Cycle ALUI MDR LD.M Cycle	The Execute Phase Cycle 1: ADDR1MUX=BaseR, ADDR2MUX=offset6, MARMUX=ADDER, GateMARMUX, LD.MAR Cycle 2: ALUK=PASSA, GateALU, MDR.SRC.MUX=BUS, LD.MDR Cycle 3: MEM.EN, MEM.WE			
box if		s written to.						ell as the RAM Registers (RO	
	Cycle 1:	GPR	$\sqrt{\mathrm{MAR}}$	○ MDR	$\bigcirc$ CC	$\sqrt{ m PC}$	○ RAM	○ IR	
	Cycle 2:	○ GPR	O MAR	$\sqrt{\text{MDR}}$	$\bigcirc$ CC	O PC	○ RAM	○ IR	
	Cycle 3:	○ GPR	○ MAR	O MDR	$\bigcirc$ CC	○ PC	$\bigcirc$ RAM	$\sqrt{IR}$	
	ite Cycle 1:	_	$\sqrt{\text{MAR}}$	O MDR	_	O PC	○ RAM	○ IR	
	ite Cycle 2:	_	O MAR	$\sqrt{\text{MDR}}$	_	○ PC	$\bigcirc$ RAM	○ IR	
	ite Cycle 3:	_	○ MAR	O MDR	$\bigcirc$ CC	○ PC	$\sqrt{\text{RAM}}$	○ IR	
(b) What		ruction being  I \( \rightarrow \text{LDR} \)			$\sqrt{ m STR}$	○ STI			10
You should		te the fetch /						d instructions to list values	
Boolean s LD.MAR, MEM.WE	LD.MDR, I	LD.REG, LD	.CC, LD.PC	C, GatePC,	GateMDR.	, GateALU	J, GateMAR	MUX, MEM.I	EN,
PCMUX ∈ ADDR2M	E {PC+1, B UX ∈ {ZEF	s and possib BUS, ADDER RO, offset6, I BUS, MEM}	R}, ADDR1 PCoffset9, P	$MUX \in \{P \\ Coffset 11\},\$	MARMU	$X \in \{ZEX\}$		}, {SR2, SEXT}	
									RMUX, LD.N
		MEM					IDR		
Cycle	<b>ນ</b>		Gately	<u>, החיו</u>	<u></u>	.00			
(b) BRnz	p								10

Cycle 1: ADDR1MUX=PC, ADDR2MUX=PCoffset9, PCMUX=ADDER, LD.PC