COS320 Register allocation

- Informed by program analysis:

live variables unelysis

from n that reads value of a before

associated W/ X

- If two variables arn't line at the same time, we can store them in the same memory

Live Variables back wards datation analysis problem Compute deast IN, OUT such that O OUT INJ = T & return block in. 3 YneN, Pre Yn, OUTEN] I INIMI B & G → SY € E, INISJ EOUTEN] pre instead of post. Local specification: D Abstract domain: 2 Vars where vars is variables gen/kild on vars existential analysis order c , join U, T is vor, Lis of pre (eff, L) = (L) kill (eff)) Ugen (elf) gen(x=e) kill (x:=e) = dxy = Assignment = kill -> everythinge user gen (br x)=/k),/<ill (cbr x0, d1, d2) = \$ + Account for terms generate x if cbr.

example 6 10,6,53 br loop br loop Ja16,54 t1=a-b +2=5+a 4 /a,6,5 } bnez ti, body . 5=t2+b t3=a-b bgz t3, thn, els D. Jas Y +4=2 *a 5/0,6,54 t5=3*5 6=6-6 +6 = t4+t5 br loop return to

Next phase: Interference graph from ex

- undirected graph (V, I) where

Vertices V = program variables

Edges I connect variables x and g

> x, y are simultaneously dire

Encapsoclates constraint for register allocation

> Vertex Coloring: Variables that are
simultaneously line can't be in same
coloring

 $\int_{t}^{a} \int_{t_{4}-t_{5}}^{t_{4}-t_{5}}$

Det R-coloring of interference graph

(: V -> 31 - K Y

nech that for adjacenter vertices V, V;

C(V;) ≠ C(V;)

[dea (Chaitin) Processor w/ K go regulters

-> K-colory of interference graph = unlind memory layout.

\$ 1 dea: Reduce to Low-devel optimization problem & Problem: K-Coloring is NAC But we don't need optimal coloring (any colony does) If we more colors than regs, then we spill (place var in momory rather than register). Greedy Coloring - Approximation! Dea Assign where to modes in some order For each node, assign color that isn't already assigned to one of its neighbors (No oder available the spill) It node has < k neighbors, a wolor is always avallables (Corresponds to a maximal independent set) Process Simplify: Choose node W/ < K neighbors. Add to stack. Donow from graph. Spill: if all nodes have 2K neighbors, Copose one to potentially spide. Add it (Dlor: Traverse the stack, assign colors to simplifies vertices.

Not aptimal, but works well in practices. Example 3-coloring the Interference graph O Simplify: Stack: +6, x,4, +5, +4, +2 OSpill: +1,+3, b, s traverse graph 3 Graph empty cannot color = spill! Small Spill b example:

- Problec : Med to one regs to access stack Slots which we use to stone them tary option Reconne some regs for memory operation virtuel Better option benerate spill code, re-run register allocator Spill code will take new pirtual registers : e.g. if & Bispilled in xloc, y is spilled in you. x = y wit = load vloc; store tyloc when re-running register allocator, we allocate registers to these virtual regs. (Albeit might generate additional spills) - live rayse for new virtual reg is very short. - VIa some book keapy to prement to loop.

Accousing spilled registers.

- Boundary case exists! we might spill again. so bookkeepy is necessary

Pre-colored nodes.

- Some Instructions require use of contain registers eg, call must pass parameters in rdi esi rdx rcx ros rog

Virtual negisters must then he ussighed to particular Cerister Color, conider them pie-coloned" Terminate register allocator when no uncolonel

nodes remain.

Graph coloring white end of story

- Spill selection: A Which ray is spilled?

- Priority based on coses, etc.

- Live vange splitting

- Might be Desirable to allocate a vingle variable in different registers in different code sections

- SSA Joes some at this implicity

Graph Coadescing

May be decirable to place two variables the same register

AX If we have assignment X:=y

and X, y are in same register, we

Grouph coalescing collapses two non adjourt

- (regtes more negistor pressure

- Stratujies to preserve K-colombility:

Brizes: (salescie only when resulting
node has KK neighbors W/ degree ZK.

Georges! Coalesce X, y only when each (Appel) neighbor of x is pitnera neighbor of y or has degree x.

COS320 Control Flow Theory

Static Single Assignment Form

SSA: Each fould appears on the Ms of at most one assignment in a sta

\$-Nodes: ssa in conditional branching

14 (xco) }

if (40. <0) 1 Y . = = Yo - Ko;

3 else 1 else 1

* xx /2 = Yof Vo; netura 4

Y3= \$ (Y, , Ys); D. M. Mary

return 43

Well-formedness condition: vids must be defined before use.