

COS320 Register allocation

- Informed by program analysis:

Live variables analysis

- Var x is live at point n if \exists path starting from n that reads value of x before writing to it
- x is live if it uses later computation
- If x isn't live we can free/reuse memory associated w/ x
- If two variables aren't live at the same time, we can store them in the same memory

Live Variables

— backwards dataflow analysis problem

Compute least IN, OUT such that

- ① $OUT[n] = T \quad \forall$ return block n
- ② $\forall n \in N, \text{pre}_2(n, OUT[n]) \subseteq IN[n]$
- ③ $\forall (n \rightarrow s) \in E, IN[s] \subseteq OUT[n]$

pre instead of post.

Local specification:

- ① Abstract domain: 2^{vars} where vars is variables
 \uparrow gen/kill on vars

Existential analysis

order \subseteq , join \cup , T is vars , \perp is \emptyset

$$\text{pre}(elt, L) = (L \setminus \text{kill}(elt)) \cup \text{gen}(elt)$$

$\text{gen}(x=e) \rightarrow \text{everything in } e$
 $\text{kill}(x=e) = \{x\} \leftarrow \text{Assignment} = \text{kill}$
 $\text{gen}(chr\ x) = \{x\}, \text{kill}(chr\ x, l_1, l_2) = \emptyset \leftarrow \text{Account for terms}$
 \uparrow generate x if chr .

Example

③
x, y

a = x
b = y
s = 0

br loop



④
a, b, s

t1 = a - b

bne z t1, body, exit



①
a, s


t4 = 2 * a

t5 = 3 * s

t6 = t4 + t5

return t6

a = a - b 6 / a, b, s }
br loop



t2 = s + a 4 / a, b, s }

s = t2 + b

t3 = a - b

bge z t3, then, else



b = b - a

br loop

5 / a, b, s }

Next phase: Interference graph from CG

- undirected graph (V, I) where
vertices $V =$ program variables


Edges I connect variables x and y

$\Leftrightarrow x, y$ are simultaneously live

Encapsulates constraint for register allocation

\Leftrightarrow Vertex coloring: Variables that are simultaneously live can't be in same coloring

ex



Def k -coloring of interference graph

$C: V \rightarrow \{1, \dots, k\}$

such that for adjacent vertices v_i, v_j
 $C(v_i) \neq C(v_j)$

Idea (Chaitin) Processor w/ k registers

$\Leftrightarrow k$ -coloring of interference graph = valid memory layout

* Idea: Reduce to low-level optimization problem *

Problem: k -Coloring is NPC

But we don't need optimal coloring (any coloring does)

If use more colors than regs, then we spill.

(Place var in memory rather than register).

Greedy Coloring - Approximation!

Idea: Assign colors to nodes in some order.

For each node, assign color that isn't already assigned to one of its neighbors. (No color available \rightarrow spill)

If node has $< k$ neighbors, a color is always available.

each color
(Corresponds to a maximal independent set)

Process

Simplify: Choose node w/ $< k$ neighbors.

Add to stack. Remove from graph.

Spill: if all nodes have $\geq k$ neighbors,


choose one to potentially spill. Add it to the stack & remove from graph. Either color or spill

Color: Traverse the stack, assign colors to simplified vertices.

Not optimal, but works well in practice.

Example:

3-coloring the interference graph



① Simplify:


Stack: t_6, x, y, t_5, t_4, t_2

② Spill:

t_1, t_3, b, s

③ Graph empty — traverse graph
cannot color = spill!

Small example:



Accessing spilled registers.

- Problem: Need to use regs to access stack slots which we use to store them

Easy option Reserve some regs for memory operation

Better option generate spill code, ^{extra virtual regs}
re-run register allocator

Spill code will take new virtual registers: e.g. if x is spilled in $xloc$, y is spilled in $yloc$.

$x = y \rightsquigarrow t = \text{load } xloc;$
store t $yloc$

When re-running register allocator, we allocate registers to these virtual regs. (Albeit might generate additional spills)

- The range for new virtual reg is very short.
- Use some book keeping to prevent w loop.

- Boundary case exists! we might spill again. so bookkeeping is necessary.

Pre-colored nodes.

- Some instructions require use of certain registers
eg, call must pass parameters in rdi rsi
rdx rcx r08 r09
- Virtual registers must then be assigned to particular ~~register~~ color, consider them 'pre-colored'?
- Terminate register allocator when no uncolored nodes remain.

Graph coloring isn't end of story

- Spill selection: Which reg is spilled?
 - Priority based on edges, etc.
- Live range splitting
 - might be desirable to allocate a single variable in different registers in different code sections
 - SSA does some of this implicitly

Graph Coalescing

May be desirable to place two variables inside the same register

ex if we have assignment $x := y$ and x, y are in same register, we can elide the mov instruction.

Graph coalescing collapses two non adjacent vertices into one vertex w/ neighborhood of both.

- (creates more register pressure)

- Strategies to preserve k -colorability:

Briggs: coalesce only when resulting node has $\leq k$ neighbors w/ degree $\geq k$.

Georges: coalesce x, y only when each (Apple) neighbor of x is either a neighbor of y or has degree $\leq k$.

COS320 Control Flow Theory

Static Single Assignment Form

SSA: Each $\%oid$ appears on the lhs of at most one assignment in a CFG

ϕ -Nodes: SSA in conditional branching

```
if (x < 0) {  
    y := y - x;  
} else {  
    y := y + x;  
}  
return y
```

\Rightarrow

```
if (x0 < 0) {  
    y1 := y0 - x0;  
} else {  
    y2 := y0 + x0;  
}  
y3 =  $\phi$ (y1, y2);  
return y3
```

Well-formedness condition: $\%oids$ must be defined before use.