

## HW #9B: BCD Ripple Counter (see schedule)

#2. Design and simulate a BCD ripple counter with the MOD equal to the last 2 digits, (LSDs) of your PSU email address. (If the last 2 digits of your PSU email address are less than 11 or a power of 2, then let MOD=50). See instructor for additional details.

The output to this circuit are two, 7-segment LED displays. Use 7447 (or equivalent) drivers. Use negative-edge triggered JK flip flops in your design and any other logic gates as needed. Include timing diagrams (with reset) with markups. Include critical portions of the timing diagrams with annotations. Include timing diagram markups for 2 counts before the reset to 0, count = 0, and 2 counts after the reset to 0. Show count values in both binary and in decimal. Label msb and lsb for each counter/digit. For example, if you have to design a MOD 50 counter (count sequence 0 to 49) then you would show binary and decimal markups on timing diagram for counts 48, 49, 0, 1, 2.


Hint: start with the 00 to 99 BCD counter discussed earlier in this lecture. Make sure the 00 to 99 BCD counter fully works with the 7-segment displays in Multisim and then modify to reset at a new count value.

MSD  
(most sign.  
digit)



LSD  
(least sign.  
digit)

Logic Analyzer-XLA1



Stop  
Reset  
Reverse

T1   1.275 s 0045  
T2   1.275 s 0045  
T2-T1 0.000 s

Clock  
Clocks/Div 2

Set... External (C) Qualifier (Q) Qualifier (T)

Trigger  
Set...  
Qualifier (T)

