CMPEN271

Ruiyang Qin

11/23/2017

HW#9C

Finite State Machine


HW #9C – FSM Up/Down Counter

Design and simulate a 2-bit **FSM up/down counter with enable**. The counter has **two external inputs**, EN(enable) and DIR (direction). When EN = 1, the circuit count proceeds normally; when EN = 0, the counter stays in the present state. When DIR = 1 the counter counts up in the sequence 00, 01, 10, 11, repeat. When DIR = 0, the counter counts down in the sequence 11, 10, 01, 00, repeat. EN (enable) input has higher priority.

- a) construct state diagram
- b) construct state table
- c) add flip-flop input equations to truth table and minimize
- d) draw circuit
- e) simulate circuit
- f) deliver circuit and timing diagram with markups/comments.

finish this!


© R. Avanzat



Present State				Next State			
Α	В	E	D	Α	В	DA	DB
0	0	0	0	0	0	0	0
0	0	0	1	0	0	0	0
0	0	1	0	1	1	1	1
0	0	1	1	0	1	0	1
0	1	0	0	0	1	0	1
0	1	0	1	0	1	0	1
0	1	1	0	0	0	0	0
0	1	1	1	1	0	1	0
1	0	0	0	1	0	1	0
1	0	0	1	1	0	1	0
1	0	1	0	0	1	0	1
1	0	1	1	1	1	1	1
1	1	0	0	1	1	1	1
1	1	0	1	1	1	1	1
1	1	1	0	1	0	1	0
1	1	1	1	0	0	0	0

 $\mathsf{DA} = \mathsf{\Sigma}\mathsf{m}(2,7,8,9,11,12,13,14)$

 $\mathsf{DB} = \mathsf{\Sigma}\mathsf{m}(2,3,4,5,10,11,12,13,14)$





DA=A'B'ED'+A'BED+AB'E'D'+AB'E'D+ABE'D'+ABE'D'+ABED'

Simplify: DA=A'B'ED'+A'BED+A(B⊕D)+AE'

DB=A'B'ED'+A'B'ED+A'BE'D'+A'BE'D+AB'ED'+ABE'D'+ABE'D

Simplify: DB=B⊕E







Logic Analyzer-XLA1 Time (s) 0.000m 100.000m 200.000m 360.000m 500.000m 0000 15 Term 5 Term 6 Term 7 Term 8 Term 9 Term 10 Term 11 Term 12 Term 13 Term 14 Term 15 Term 16 Clock_Int Clock_Qua Trigg_Qua Clock Trigger Stop T1 0.000 s 0000 Clocks/Div 1 Set... 400.160 ms 0000 Reset T2 **←** → External (C) Qualifier (Q) Qualifier (T) Set... 400.160 ms Reverse T2-T1