

Core #0

L1I

L1D

L2

Core #1

L1I

L1D

L2

⋮

Core #15

L1I

L1D

L2

L3

M  
E  
M  
O  
R  
Y