






MEMORY MANAGEMENT UNIT

소프트웨어융합 2019102098 방민수





CONTENTS

+

- 01. MMU
- 02. Inside MMU (Intel Skylake)
- 03. HW-PTW vs SW-PTW
- 04. x86 Control Register (CR3, CR2)
- 05. Page Fault Exception

MMU - Hardware



PAST – External Hardware






68451 MMU (used with Motorola 6801





Atari MMU (for the Atari 8-bit computers)









MMU - Translation (Remind)






MMU - Architecture







Inside MMU (Intel Skylake)




MMU




Hardware






HW Managed PTW


SW Managed PTW






HW Managed PTW

SW Managed PTW



x86 CR3, CR2





Used at Page Walk


CR2

31(63)

Page-Fault Linear Address


Linear address of program attempted to access

Used at Page Fault Exception Handling






Page Fault Exception



Page Fault Exception





Interrupt Vector Table

IVT Offset	INT#	Description
0x0000	0x00	Divide by 0
0x0004	0x01	Reserved
•••	•••	
0x0038	0x0E	Page Fault

Raise
Page Fault Exception

Context Switch


Exception Handler

CPU / MMU

Kernel

Page Fault Exception







Thank you for Listening



