

Reference schematic for the DC-DC.
 Calculated efficiency: 92%
 Calculated using
<https://webench.ti.com/wb5/PartDesigner/quickview.jsp>.
 Vin 2.5..5.5V, target I=0.1A or less





Figure 10-1. 3.3 Vout Typical Application



D-type flip-flop is used to latch the VREG_EN pin of DC-DC. It's used in order to manage restart of the device without the need to latch the VREG_EN pin ASAP after the reset (it used to be the case when analog latch has been used).

In order to latch power at startup, MCU should pull MCU_POWER_LATCH pin high and send 1 rising edge on FF_CLK. Pulse duration should be at least 2.5ns

Pull-down and filtering elements are added for latch inputs. Clock has only pull-down resistor, as there isn't enough space for an additional capacitor.

Sheet: /Power/		
File: power.kicad_sch		
Title:		
Size: A4	Date:	Rev:
KiCad E.D.A. kicad 7.0.10-7.0.10-ubuntu22.04.1		Id: 2/2