





Serial port is a serial communication physical interface through which information transfers in or out one bit at a time.

Data transfer through serial ports connected the computer to devices such as terminals and various peripherals.



Some computers, such as the IBM PC, used an integrated circuit called a UART, that converted characters to (and from) asynchronous serial form, and automatically looked after the timing and framing of data.

A universal asynchronous receiver/transmitter (usually abbreviated UART) is a type of "asynchronous receiver/transmitter", a piece of computer hardware that translates data between parallel and serial forms.



Baudrate:

In embedded designs, it is necessary to choose a proper oscillator to get the correct baud rate with little or no error. Some examples of common crystal frequencies and baud rates with no errors are:

300, 600, 1200, 1800, 2400, 4800, 7200, 9600, 14400, 19200, 38400, 57600, 115200 Bd

Data bits:

The number of data bits in each character can be 5 (for Baudot code), 6 (rarely used), 7 (for true ASCII), 8 (for any kind of data, as this matches the size of a byte), or 9 (rarely used). 8 data bits are almost universally used in newer applications. 5 or 7 bits generally only make sense with older equipment such as teleprinters.

Most serial communications designs send the data bits within each byte LSB (Least Significant Bit) first. This standard is also referred to as "little endian". Also, possible, but rarely used, is "big endian" or MSB (Most Significant Bit) first serial communications. (See Endianness for more about bit ordering.) The order of bits is not usually configurable, but data can be byte-swapped only before sending.


Parity:

Parity is a method of detecting errors in transmission. When parity is used with a serial port, an extra data bit is sent with each data character, arranged so that the number of 1 bits in each character, including the parity bit, is always odd or always even. If a byte is received with the wrong number of 1's, then it must have been corrupted. However, an even number of errors can pass the parity check.


Stop bits

Stop bits sent at the end of every character allow the receiving signal hardware to detect the end of a character and to resynchronise with the character stream. Electronic devices usually use one stop bit. If slow electromechanical teleprinters are used, one-and-one half or two stop bits are required.


Structure of Serial port:




UART protocol:



VHDL Codes for serial port test circuit: RX data from PC=> loop => Tx the same data.






RX Code:

```
LIBRARY ieee;
USE ieee.std logic 1164.all;
USE ieee.std logic arith.all;
ENTITY rx mod IS
       PORT (
                           : IN
: IN
: IN
                                                          std_logic;
               clk
                                                      std_logic;
               rst
                                                           std_logic;
               sin
                                                         std_logic_vector (7 DOWNTO 0);
               data out : OUT
                                   : OUT
               intr
                                                         std logic);
END rx mod ;
-- hds interface end
ARCHITECTURE rtl OF rx mod IS
          signal rxreg: std logic vector(9 downto 0);
          signal count: unsigned (3 downto 0);
          signal rxmt: std logic;
          signal rxin, start flag: std logic;
          begin
                     process (clk, rst)
                               begin
                                          if (rst = '0') then
                                                    count <= (others => '0');
                                                    rxmt <= '1';
                                                                                                                                                                                                 MIDBIT
                                                                                                                                                                                                                                  MIDBIT
                                                     rxreg <= (others => '1');
                                                     intr <= '0';
                                                                                                                                                                  UART
                                                     rxin <= '1';
                                                                                                                                                                  RECEIVED
DATA
                                                                                                                                                                                              START BIT
                                                                                                                                                                                                                                  DO BIT
                                                     start_flag<='0';
                                          elsif (rising edge(clk)) then
                                                                                                                                                                 UART 16x CLOCK MANAGEMENT OF THE CLOCK MANAGEMENT OF T
                                                     rxin<=sin;
                                                     if (rxmt = '1' and rxin = '0') then
                                                                                                                                                                                      8 CLOCK
CYCLES
                                                                                                                                                                                                                16 CLOCK
CYCLES
                                                               count <= (others => '0');
                                                               rxmt <= '0';
                                                              rxreg <= (others => '1');
                                                               start flag<='0';
                                                     elsif (count = 7 and rxmt = '0' and rxin = '0' and start flag='0') then
                                                              rxreg <= rxin & rxreg(9 downto 1);</pre>
                                                               count <= (others => '0');
                                                               start flag<='1';
                                                     elsif (count = 15 and rxmt = '0') then
                                                               rxreg <= rxin & rxreg(9 downto 1);
                                                               count <= count + 1;
                                                     else
                                                               count <= count + 1;
                                                     end if;
                                                     if (rxmt = '0' and rxreg(9) = '1' and rxreg(0) = '0') then
                                                              intr <= '1';
                                                               rxmt <= '1';
                                                     else
                                                               intr <= '0';
                                                     end if;
                                          end if;
                     end process;
                     data out <= rxreg(8 downto 1);
END rtl;
```

Loop:

data_in <= uart_data;</pre>



Clock divider:

In order to use the UART you need to know what baud rate you want to transmit at. The transmitter and receiver modules have a clock divider (see block diagram), which runs 16 times slower than the clock signal sent to it.

If for example, you want to transmit at 19.2 kbps and the FPGA board runs at 125 MHz then:

Baud rate x 16 = 19200 x 16 = 307200 Clock division ratio = 125000000 / 307200 = 406

*Extra read: Chapter 11, Book: VHDL Coding Styles and Methodologies by Ben Cohen