

# Runyang Tian

858-405-7762 | r3tian@ucsd.edu | www.linkedin.com/in/rytian | San Diego, CA

## EDUCATION

|  |                 |
|--|-----------------|
| <b>University of California, San Diego</b><br><i>Master of Science in Electrical and Computer Engineering, GPA 3.5/4.0</i> | 09/2024-06/2026 |
| <b>Xi'an Jiaotong University</b><br><i>Bachelor of Engineering in Microelectronic, GPA 3.5/4.0</i>                         | 09/2020-06/2024 |

## SKILLS

**Languages:** Python, Verilog, System Verilog, C, MATLAB, TCL  
**Tools:** Cadence Virtuoso, Cadence Innovus, Synopsys DC, Xcelium, Vivado, HSpice, Linux

## RESEARCH EXPERIENCE

|   |                         |
|---|-------------------------|
| <b>Heterogeneous Near-Memory Accelerator for Multimodal-LLM</b><br><i>Advisor: Prof. Tajana Rosing</i>  | 06/2025-09/2025<br>UCSD |
| <ul style="list-style-type: none"><li>Designed and evaluated CHIME, a compiler-supported near-memory accelerator that integrates monolithic 3D DRAM (low-latency, high-endurance) and 3D RRAM (high-density, low-refresh-energy) chiplets to optimize MLLM inference on edge devices.</li><li>Developed a simulator integrating device-level DRAM/RRAM models, compiler-based operator mapping and scheduling, and analytical performance models to accurately predict runtime, energy, and power.</li><li>Achieved 54× speedup and 533× energy efficiency over NVIDIA Jetson Orin NX, sustaining 233–533 tps at 2W.</li><li>Submitted to DATE '26.</li></ul> |                         |

## PROJECTS

|  |                 |
|--|-----------------|
| <b>9-bit SAR ADC Design and Tape-out</b>   | 03/2025-06/2025 |
| <ul style="list-style-type: none"><li>Designed the schematic and layout applying dummy devices, common centroid pattern, and power shielding to minimize mismatch and noise. Monte Carlo simulation showed 2mV offset and 0.01% capacitor mismatch.</li><li>Developed the SAR controller in Verilog, synthesized using Genus and PnR with Innovus.</li><li>Designed pad ring with dummy fill and decoupling capacitors to meet density requirements.</li></ul>   |                 |
| <b>TinyCPU: Single-stage single-issue 9-bit microprocessor</b>   | 03/2025-06/2025 |
| <ul style="list-style-type: none"><li>Developed an accumulator-based architecture to meet compact 9-bit instruction encoding constraint.</li><li>Defined a custom ISA that supports arithmetic, logic, branch, jump and load-store operations in six instruction formats (SR, LS, SI, DR, RI, J).</li><li>Redesigned control logic and datapath, implementing floating-point to fixed-point conversion program on TinyCPU.</li></ul>   |                 |
| <b>Reconfigurable 2D Systolic-Array NPU Design</b>   | 01/2025-03/2025 |
| <ul style="list-style-type: none"><li>Implemented RTL design and functional verification for MAC core, input/output FIFO, SRAM, and special function unit (SFU), supporting convolution, matrix multiplication, normalization, and ReLU operators.</li><li>Designed a dual-core architecture with cross-clock-domain data transfer via FIFOs, and developed control logic to switch between weight-stationary and output-stationary modes.</li><li>Completed synthesis, STA, and place-and-route (PnR) in TSMC 65 nm technology, optimizing PPA through multi-cycle paths, pipelining, and clock gating.</li></ul> |                 |
| <b>FAST-9 Corner Detection Algorithm Accelerator</b>   | 03/2023-06/2023 |
| <ul style="list-style-type: none"><li>Developed RTL design for buffer, detection and non-maximum suppression modules to process image.</li><li>Designed corner detection as a 4-stage pipeline (difference value, absolute value, threshold compare, result) to improve throughput.</li></ul>  |                 |