

VLSI System Design Lab Report

Modelling of Various Digital Circuits in VHDL

Name: Rupom Bora
Roll No: PT-221-839-0001
Session: 2nd Semester

VLSI System Design
(ECE 2324)

Department of Electronics and Communication Engineering
Gauhati University

June 5, 2023

Contents

1	Design a selector/multiplexer	3
1.1	Block Diagram	3
1.2	VHDL Code	3
1.3	Results	4
1.3.1	Testbench waveform	4
1.3.2	RTL schematic	5
2	Design an equality checker/comparator	6
2.1	Block Diagram	6
2.2	VHDL Code	6
2.3	Results	7
2.3.1	Testbench waveform	7
2.3.2	RTL schematic	7
3	Design a half adder, full adder, carry ripple adder and carry look ahead adder	8
3.1	Block Diagram	8
3.2	VHDL Code	8
3.3	Results	10
3.3.1	Testbench waveform	10
3.3.2	RTL schematic	11
4	Design of flipflops	13
4.1	Block Diagram	13
4.2	VHDL Code	13
4.3	Results	14
4.3.1	Testbench waveform	14
4.3.2	RTL schematic	14
5	Design a parallel to serial and serial to parallel converter	15
5.1	Block Diagram	15
5.2	VHDL Code	15
5.3	Results	17
5.3.1	Testbench waveform	17
5.3.2	RTL schematic	17
6	Design of counters	18
6.1	Block Diagram	18
6.2	VHDL Code	18
6.3	Results	20
6.3.1	Testbench waveform	20
6.3.2	RTL schematic	21
7	Design a FSM	22
7.1	Block Diagram	22
7.2	VHDL Code	22
7.3	Results	24
7.3.1	Testbench waveform	24
7.3.2	RTL schematic	24

1 Design a selector/multiplexer

1.1 Block Diagram




Figure 1: Multiplexer Block Diagram

1.2 VHDL Code

```
1  — Rupam Bora
2  — SPV, MTech, Gauhati University
3  — PT-221-839-0001
4  — VLSI System Design (ECE 2324)
5  — Selector/Multiplexer design in VHDL
6
7
8  library IEEE;
9  use IEEE.STD_LOGIC_1164.ALL;
10 use IEEE.STD_LOGIC_ARITH.ALL;
11 use IEEE.STD_LOGIC_UNSIGNED.ALL;
12
13 entity SELECTOR is
14 port (
15     A : in std_logic_vector(15 downto 0);
16     SEL : in std_logic_vector(3 downto 0);
17     Y : out std_logic);
18 end SELECTOR;
19
20 architecture RTL1 of SELECTOR is
21 begin
22     p0: process (A,SEL)
23     begin
24         if (SEL = "0000") then
25             Y <= A(0);
26         elsif (SEL = "0001") then
27             Y <= A(1);
28         elsif (SEL = "0010") then
29             Y <= A(2);
30         elsif (SEL = "0011") then
31             Y <= A(3);
32         elsif (SEL = "0100") then
33             Y <= A(4);
34         elsif (SEL = "0101") then
35             Y <= A(5);
36         elsif (SEL = "0110") then
37             Y <= A(6);
38         elsif (SEL = "0111") then
39             Y <= A(7);
40         elsif (SEL = "1000") then
41             Y <= A(8);
42         elsif (SEL = "1001") then
43             Y <= A(9);
44         elsif (SEL = "1010") then
45             Y <= A(10);
46         elsif (SEL = "1011") then
47             Y <= A(11);
48         elsif (SEL = "1100") then
49             Y <= A(12);
50         elsif (SEL = "1101") then
51             Y <= A(13);
52         elsif (SEL = "1110") then
53             Y <= A(14);
54         else
55             Y <= A(15);
56         end if;
57     end process;
58 end RTL1;
59
60 architecture RTL2 of SELECTOR is
61 begin
62     p1: process (A,SEL)
```

```

63     begin
64         case SEL is
65             when "0000" => Y <= A(0);
66             when "0001" => Y <= A(1);
67             when "0010" => Y <= A(2);
68             when "0011" => Y <= A(3);
69             when "0100" => Y <= A(4);
70             when "0101" => Y <= A(5);
71             when "0110" => Y <= A(6);
72             when "0111" => Y <= A(7);
73             when "1000" => Y <= A(8);
74             when "1001" => Y <= A(9);
75             when "1010" => Y <= A(10);
76             when "1011" => Y <= A(11);
77             when "1100" => Y <= A(12);
78             when "1101" => Y <= A(13);
79             when "1110" => Y <= A(14);
80             when others => Y <= A(15);
81         end case;
82     end process;
83 end RTL2;
84
85 architecture RTL3 of SELECTOR is
86 begin
87     with SEL select
88         Y <= A(0) when "0000",
89         A(1) when "0001",
90         A(2) when "0010",
91         A(3) when "0011",
92         A(4) when "0100",
93         A(5) when "0101",
94         A(6) when "0110",
95         A(7) when "0111",
96         A(8) when "1000",
97         A(9) when "1001",
98         A(10) when "1010",
99         A(11) when "1011",
100        A(12) when "1100",
101        A(13) when "1101",
102        A(14) when "1110",
103        A(15) when others;
104 end RTL3;
105
106 architecture RTL4 of SELECTOR is
107 begin
108     Y <= A(conv_integer(SEL));
109 end RTL4;

```

Source Code 1: Multiplexer

1.3 Results

1.3.1 Testbench waveform




Figure 2: Multiplexer testbench waveform

1.3.2 RTL schematic




Figure 3: Multiplexer RTL Schematic

2 Design an equality checker/comparator

2.1 Block Diagram




Figure 4: Comparator Block Diagram

2.2 VHDL Code

```
1 library IEEE;
2 use IEEE.STD_LOGIC_1164.ALL;
3 use IEEE.STD_LOGIC_ARITH.ALL;
4 use IEEE.STD_LOGIC_UNSIGNED.ALL;
5
6 entity EQUAL is
7     generic (N: in integer :=8);
8     port (
9         A,B : in std_logic_vector(N-1 downto 0);
10        SAME : out std_logic);
11 end EQUAL;
12
13 architecture RTLFOR of EQUAL is
14 begin
15     p0: process (A,B)
16         variable SAME_SO_FAR: std_logic;
17     begin
18         SAME_SO_FAR := '1';
19         for i in A'range loop
20             if (A(i) /= B(i)) then
21                 SAME_SO_FAR := '0';
22                 exit;
23             end if;
24         end loop;
25         SAME <= SAME_SO_FAR;
26     end process;
27 end RTLFOR;
28
29 architecture RTLSTRUCTURAL of EQUAL is
30     signal EACHBIT: std_logic_vector(A'length-1 downto 0);
31 begin
32     xnor_gen: for i in A'range generate
33         EACHBIT(i) <= not (A(i) xor B(i));
34     end generate;
35     p0: process (EACHBIT)
36         variable BITSAME: std_logic;
37     begin
38         BITSAME:=EACHBIT(i);
39         for i in 1 to A'length-1 loop
40             BITSAME:=BITSAME and EACHBIT(i);
41         end loop;
42         SAME <= BITSAME;
43     end process;
44 end RTLSTRUCTURAL;
45
46 architecture RTLOPERATOR of EQUAL is
47 begin
48     SAME <= '1' when A=B else '0';
49 end RTLOPERATOR;
```

Source Code 2: Comparator

2.3 Results

2.3.1 Testbench waveform




Figure 5: Comparator testbench waveform 1




Figure 6: Comparator testbench waveform 2

2.3.2 RTL schematic




Figure 7: Comparator RTL Schematic

3 Design a half adder, full adder, carry ripple adder and carry look ahead adder

3.1 Block Diagram




Figure 8: Half Adder Block Diagram




Figure 9: Full Adder Block Diagram




Figure 10: Carry Ripple Adder Block Diagram




Figure 11: Carry Look Ahead Block Diagram

3.2 VHDL Code

```

1 library IEEE;
2 use IEEE.STD_LOGIC_1164.ALL;
3 use IEEE.STD_LOGIC_ARITH.ALL;
4 use IEEE.STD_LOGIC_UNSIGNED.ALL;
5
6 entity HA is
7     port(
8         A,B:in std_logic;

```



```

9         SUM,CARRY:out std_logic
10     );
11 end HA;
12
13 architecture RTL_dataflow of HA is
14 begin
15     SUM <= A xor B;
16     CARRY <= A and B;
17 end RTL_dataflow;

```

Source Code 3: Half Adder

```

1 library IEEE;
2 use IEEE.STD_LOGIC_1164.ALL;
3 use IEEE.STD_LOGIC_ARITH.ALL;
4 use IEEE.STD_LOGIC_UNSIGNED.ALL;
5
6 entity FA is
7     port(
8         A,B,Cin: in std_logic;
9         SUM,Cout: out std_logic
10    );
11 end FA;
12
13 architecture RTL_dataflow of FA is
14 begin
15     SUM <= A xor B xor Cin;
16     Cout <= (A and B) or (A and Cin) or (B and Cin);
17 end RTL_dataflow;

```

Source Code 4: Full Adder

```

1 library IEEE;
2 use IEEE.STD_LOGIC_1164.ALL;
3 use IEEE.STD_LOGIC_ARITH.ALL;
4 use IEEE.STD_LOGIC_UNSIGNED.ALL;
5
6 entity CRA is
7     generic(N: in integer:=8);
8     port(
9         A,B: in std_logic_vector(N-1 downto 0);
10        Cin: in std_logic;
11        SUM: out std_logic_vector(N-1 downto 0);
12        Cout: out std_logic
13    );
14 end CRA;
15
16 architecture RTL_component of CRA is
17     component FA
18         port(
19             A,B,Cin: in std_logic;
20             SUM,Cout: out std_logic
21         );
22     end component;
23     signal C: std_logic_vector(A'length-1 downto 1);
24 begin
25     gen: for j in A'range generate
26         gensb: if j=0 generate
27             fa0: FA port map(A=>A(0), B=>B(0), Cin=>Cin, SUM=>SUM(0), Cout=>C(0));
28         end generate;
29         genmid: if (j>0) and (j < A'length-1) generate
30             fa0: FA port map(A=>A(j), B=>B(j), Cin=>C(j), SUM=>SUM(j), Cout=>C(j+1));
31         end generate;
32         genmsb: if j= A'length-1 generate
33             fa0: FA port map(A=>A(j), B=>B(j), Cin=>C(j), SUM=>SUM(j), Cout=>Cout);
34         end generate;
35     end generate;
36 end RTL_component;
37
38 architecture RTL_for of CRA is
39     procedure fulladder(
40         signal A,B,Cin: in std_logic;
41         signal SUM,Cout: out std_logic) is
42     begin
43         SUM<=A xor B xor Cin;
44         Cout<=(A and B) or (A and Cin) or (B and Cin);
45     end fulladder;
46     signal C: std_logic_vector(A'length-1 downto 1);
47 begin
48     gen: for j in A'range generate
49         gensb: if j=0 generate
50             fulladder(A=>A(0), B=>B(0), Cin=>Cin, SUM=>SUM(0), Cout=>C(0));
51         end generate;
52         genmid: if (j>0) and (j < A'length-1) generate
53             fulladder(A=>A(j), B=>B(j), Cin=>C(j), SUM=>SUM(j), Cout=>C(j+1));

```

```

54         end generate;
55         genmsb: if j= A'length-1 generate
56             fulladder(A=>A(j), B=>B(j), Cin=>C(j), SUM=>SUM(j), Cout=>Cout);
57         end generate;
58     end generate;
59 end RTL_for;

```

Source Code 5: Carry Ripple Adder

```

1  library IEEE;
2  use IEEE.STD_LOGIC_1164.ALL;
3  use IEEE.STD_LOGIC_ARITH.ALL;
4  use IEEE.STD_LOGIC_UNSIGNED.ALL;
5
6  entity CLAU is
7      Port ( P, G : in  STD_LOGIC_VECTOR(3 downto 0);
8            CI : in  STD_LOGIC;
9            CO : out STD_LOGIC_VECTOR(3 downto 0);
10           GP, GG : out STD_LOGIC);
11 end CLAU;
12
13 architecture RTL of CLAU is
14
15 begin
16     CO(0) <= CI;
17     CO(1) <= (CI and P(0)) or
18             G(0);
19     CO(2) <= (CI and P(0) and P(1)) or
20             (G(0) and P(1)) or
21             G(1);
22     CO(3) <= (CI and P(0) and P(1) and P(2)) or
23             (G(0) and P(1) and P(2)) or
24             (G(1) and P(2)) or
25             G(2);
26     GG <= (G(0) and P(1) and P(2) and P(3)) or
27           (G(1) and P(2) and P(3)) or
28           (G(2) and P(3)) or
29           G(2);
30     GP <= P(3) and P(2) and P(1) and P(0);
31 end RTL;

```

Source Code 6: Carry Look Ahead Adder

3.3 Results

3.3.1 Testbench waveform



Figure 12: Half Adder testbench waveform




Figure 13: Full Adder testbench waveform




Figure 14: Carry Ripple Adder testbench waveform




Figure 15: Carry Look Ahead Adder testbench waveform

3.3.2 RTL schematic




Figure 16: Half Adder RTL Schematic




Figure 17: Full Adder RTL Schematic




Figure 18: Carry Ripple Adder RTL Schematic




Figure 19: Carry Look Ahead Adder RTL Schematic

4 Design of flipflops

4.1 Block Diagram



Figure 20: D Flipflop Block Diagram




Figure 21: JK Flipflop Block Diagram

4.2 VHDL Code

```
1 library IEEE;
2 use IEEE.STD_LOGIC_1164.ALL;
3 use IEEE.STD_LOGIC_ARITH.ALL;
4 use IEEE.STD_LOGIC_UNSIGNED.ALL;
5
6 entity DFFQN is
7     port(
8         CLK, D: in std_logic;
9         Q, Qn: out std_logic
10    );
11 end DFFQN;
12
13 architecture RTL of DFFQN is
14     signal DFF: std_logic;
15 begin
16     seq0: process
17     begin
18         wait until CLK'event and CLK = '1';
19         DFF <= D;
20     end process;
21     Q <= DFF; Qn <= not DFF;
22 end RTL;
```

Source Code 7: D Flipflop

```
1 library IEEE;
2 use IEEE.STD_LOGIC_1164.ALL;
3 use IEEE.STD_LOGIC_ARITH.ALL;
4 use IEEE.STD_LOGIC_UNSIGNED.ALL;
5
6 entity JKFF is
7     port(
8         CLK, RSTn, J, K: in std_logic;
9         Q, Qn : out std_logic
10    );
11 end JKFF;
12
13 architecture RTL of JKFF is
14     signal FF: std_logic;
15 begin
16     seq0: process (CLK, RSTn)
17         variable JK: std_logic_vector(1 downto 0);
18     begin
19         if (RSTn = '0') then
```

```

20     FF <= '0';
21     elsif (CLK'event and CLK = '1') then
22         JK := J & K;
23         case JK is
24             when "01" => FF <= '0';
25             when "10" => FF <= '1';
26             when "11" => FF <= not FF;
27             when others => null;
28         end case;
29     end if;
30 end process;
31 Q <= FF after 2 ns;
32 Qn <= not FF after 2 ns;
33 end RTL;

```

Source Code 8: JK Flipflop

4.3 Results

4.3.1 Testbench waveform




Figure 22: D Flipflop testbench waveform 1




Figure 23: JK Flipflop testbench waveform 2

4.3.2 RTL schematic




Figure 24: JK Flipflop RTL Schematic

5 Design a parallel to serial and serial to parallel converter

5.1 Block Diagram




Figure 25: Parallel to Serial Converter Block Diagram




Figure 26: Serial to Parallel Converter Block Diagram

5.2 VHDL Code

```
1  -- library declaration
2  library IEEE;
3  use IEEE.STD_LOGIC_1164.ALL;
4  use IEEE.STD_LOGIC_ARITH.ALL;
5  use IEEE.STD_LOGIC_UNSIGNED.ALL;
6
7  -- entity declaration
8  entity Piso2bit_mod is
9      Port ( clk : in std_logic; -- processing clock
10            reset : in std_logic; -- reset signal
11            valid_in : in std_logic; -- input valid signal
12            din : in std_logic_vector(1 downto 0); -- input data
13            dout : out std_logic; -- output data
14            valid_out : out std_logic); -- output valid signal
15 end Piso2bit_mod;
16
17 -- architecture begins here
18 architecture Behavioral of Piso2bit_mod is
19
20     -- signal declaration
21     type state is (rst, s0, s1);
22     signal ps, ns : state;
23     signal din_s : std_logic_vector(1 downto 0);
24
25     begin
26     -- process for updating the present state
27     process(clk, reset)
28     begin
29         if reset = '1' then
30             ps <= rst;
31             din_s <= "00";
32         elsif rising_edge(clk) then
33             ps <= ns;
34             if valid_in = '1' then
35                 din_s <= din;
36             end if;
37         end if;
38     end process;
39
40     -- process for updating the next state
41     process(ps, valid_in)
42     begin
43         case ps is
```

```

44     when rst => if valid_in = '1' then
45         ns <= s0;
46     else
47         ns <= rst;
48     end if;
49     when s0 => ns <= s1;
50     when s1 => if valid_in = '1' then
51         ns <= s0;
52     else
53         ns <= rst;
54     end if;
55     when others => ns <= rst;
56     end case;
57 end process;
58
59 process(ps)
60 begin
61     case ps is
62     when rst => dout <= '0'; -- Here output is 0
63         valid_out <= '0';
64
65     when s0 => dout <= din_s(1); -- Here output is 2nd bit of the input
66         valid_out <= '1';
67
68     when s1 => dout <= din_s(0); -- Here output is 1st bit of the input
69         valid_out <= '1';
70
71     when others => dout <= '0';
72         valid_out <= '0';
73
74     end case;
75 end process;
76
77 end Behavioral;

```

Source Code 9: Parallel to Serial Converter

```

1  -- library declaration
2  library IEEE;
3  use IEEE.STD_LOGIC_1164.all;
4  use IEEE.STD_LOGIC_UNSIGNED.ALL;
5  -- entity declaration
6  entity SIPO_2_n is
7  port(
8      CLK : in STD_LOGIC; -- global clk
9      D_IN : in STD_LOGIC; -- serial data in
10     EN : in STD_LOGIC; -- enable
11     RESET : in STD_LOGIC; -- asynchronous reset
12     D_OUT : out STD_LOGIC_VECTOR(1 downto 0); -- parallel data out
13     valid_out : out std_logic -- valid out
14 );
15 end SIPO_2_n;
16 -- architecture declaration
17 architecture RTL of SIPO_2_n is
18     signal dout_i : std_logic;
19     signal tog : std_logic;
20 begin
21     -- process to convert serial to parallel data
22     process (clk, reset)
23     begin
24         if reset = '1' then
25             valid_out <= '0';
26             tog <= '0';
27             dout_i <= '0';
28             D_out <= "00";
29         elsif rising_edge(clk) then
30             if en = '1' then
31                 tog <= not tog;
32             else
33                 tog <= '0';
34             end if;
35             dout_i <= D_IN;
36             if tog = '1' then
37                 D_OUT <= dout_i & D_in;
38                 valid_out <= '1';
39             elsif tog = '0' then
40                 valid_out <= '0';
41             end if;
42         end if;
43     end process;
44
45 end RTL;

```

Source Code 10: Serial to Parallel Converter

5.3 Results

5.3.1 Testbench waveform




Figure 27: Parallel to Serial Converter testbench waveform




Figure 28: Serial to Parallel Converter testbench waveform

5.3.2 RTL schematic




Figure 29: Parallel to Serial Converter RTL Schematic




Figure 30: Serial to Parallel Converter RTL Schematic

6 Design of counters

6.1 Block Diagram



Figure 31: Asynchronous Counter Block Diagram




Figure 32: Ring Counter Block Diagram




Figure 33: Johnson Counter Block Diagram




Figure 34: Updown Counter Block Diagram

6.2 VHDL Code

```
1  library IEEE;
2  use IEEE.STD_LOGIC_1164.ALL;
3  use IEEE.STD_LOGIC_ARITH.ALL;
4  use IEEE.STD_LOGIC_UNSIGNED.ALL;
5
6
7  entity ACNT is
8  port(
9      RSTn, EN: in std_logic;
10     CNTR: out std_logic_vector(7 downto 0)
11 );
```

```

12 end ACNT;
13
14 architecture RTL of ACNT is
15     component JKFF
16     port(
17         CLK, RSTn, J, K: in std_logic;
18         Q, Qn : out std_logic
19     );
20     end component;
21     signal FFQ: std_logic_vector(8 downto 0);
22     signal FFQn: std_logic_vector(8 downto 0);
23     signal VDD: std_logic;
24 begin
25     VDD <= '1';
26     FFQn(0) <= EN;
27     jk0: for j in 1 to 8 generate
28         b17: JKFF port map(CLK => FFQn(j-1), RSTn => RSTn, J => VDD, K => VDD, Q => FFQ(j), Qn
29         => FFQn(j));
30     end generate;
31     CNTR <= FFQ(8 downto 1);
32 end RTL;

```

Source Code 11: Asynchronous Counter

```

1  -- Ring Counter
2  library IEEE;
3  use IEEE.STD_LOGIC_1164.ALL;
4  use IEEE.STD_LOGIC_ARITH.ALL;
5  use IEEE.STD_LOGIC_UNSIGNED.ALL;
6
7  entity Ring_counter is
8      Port ( CLOCK, RESET : in STD_LOGIC;
9            Q : out STD_LOGIC_VECTOR(3 downto 0));
10 end Ring_counter;
11
12 architecture Behavioral of Ring_counter is
13     signal q_tmp: std_logic_vector(3 downto 0) := "0000";
14 begin
15     process (CLOCK,RESET)
16     begin
17         if RESET = '1' then
18             q_tmp <= "0001";
19         elsif Rising_edge(CLOCK) then
20             q_tmp(1) <= q_tmp(0);
21             q_tmp(2) <= q_tmp(1);
22             q_tmp(3) <= q_tmp(2);
23             q_tmp(0) <= q_tmp(3);
24         end if;
25     end process;
26     Q <= q_tmp;
27 end Behavioral;

```

Source Code 12: Ring Counter

```

1  -- Johnson Counter
2  library IEEE;
3  use IEEE.STD_LOGIC_1164.ALL;
4  use IEEE.STD_LOGIC_ARITH.ALL;
5  use IEEE.STD_LOGIC_UNSIGNED.ALL;
6
7  entity Johnson_counter is
8      Port ( clk, rst : in STD_LOGIC;
9            Q : out STD_LOGIC_VECTOR(3 downto 0));
10 end Johnson_counter;
11
12 architecture Behavioral of Johnson_counter is
13     signal temp: std_logic_vector(3 downto 0) := "0000";
14 begin
15     process (clk,rst)
16     begin
17         if rst = '1' then
18             temp <= "0000";
19         elsif Rising_edge(clk) then
20             temp(1) <= temp(0);
21             temp(2) <= temp(1);
22             temp(3) <= temp(2);
23             temp(0) <= not temp(3);
24         end if;
25     end process;
26     Q <= temp;
27 end Behavioral;

```

Source Code 13: Johnson Counter

```

1  -- Up Down Counter
2  library IEEE;
3  use IEEE.STD_LOGIC_1164.ALL;
4  use IEEE.STD_LOGIC_ARITH.ALL;
5  use IEEE.STD_LOGIC_UNSIGNED.ALL;
6
7  entity updown_counter is
8      Port ( clk: in std_logic; -- clock input
9            reset: in std_logic; -- reset input
10           up_down: in std_logic; -- up or down
11           counter: out std_logic_vector(3 downto 0) -- output 4-bit counter
12       );
13 end updown_counter;
14
15 architecture Behavioral of updown_counter is
16     signal counter_updown: std_logic_vector(3 downto 0);
17 begin
18     -- down counter
19     process (clk)
20     begin
21         if(rising_edge(clk)) then
22             if(reset='1') then
23                 counter_updown <= x"0";
24             elsif(up_down='1') then
25                 counter_updown <= counter_updown - x"1"; -- count down
26             else
27                 counter_updown <= counter_updown + x"1"; -- count up
28             end if;
29         end if;
30     end process;
31     counter <= counter_updown;
32
33 end Behavioral;

```

Source Code 14: Updown Counter

6.3 Results

6.3.1 Testbench waveform




Figure 35: Ring Counter testbench waveform




Figure 36: Johnson Counter testbench waveform




Figure 37: Updown Counter testbench waveform

6.3.2 RTL schematic




Figure 38: Ring Counter RTL Schematic




Figure 39: Johnson Counter RTL Schematic




Figure 40: Updown Counter RTL Schematic

7 Design a FSM

7.1 Block Diagram




Figure 41: Mealy FSM Block Diagram




Figure 42: Moore FSM Block Diagram

7.2 VHDL Code

```
1 library IEEE;
2 use IEEE.STD_LOGIC_1164.ALL;
3
4 entity mealy is
5     Port ( clk : in STD_LOGIC;
6           din : in STD_LOGIC;
7           rst : in STD_LOGIC;
8           dout : out STD_LOGIC);
9 end mealy;
10
11 architecture Behavioral of mealy is
12     type state is (st0, st1, st2, st3);
13     signal present_state, next_state : state;
14 begin
15     synchronous_process : process (clk)
16     begin
17         if rising_edge(clk) then
18             if (rst = '1') then
19                 present_state <= st0;
20             else
21                 present_state <= next_state;
22             end if;
23         end if;
24     end process;
25
26     next_state_and_output_decoder : process(present_state, din)
27     begin
28         dout <= '0'; case (present_state) is when st0 =>
29             if (din = '1') then
30                 next_state <= st1;
31                 dout <= '0';
32             else
33                 next_state <= st0;
34                 dout <= '0';
35             end if;
36         when St1 =>
37             if (din = '1') then
38                 next_state <= st1;
39                 dout <= '0';
40             else
41                 next_state <= st2;
42                 dout <= '0';
43             end if;
44         when st2 =>
```

```

45     when St2 =>
46         if (din = '1') then
47             next_state <= st1;
48             dout <= '1';
49         else
50             next_state <= st0;
51             dout <= '0';
52         end if;
53     when others =>
54         next_state <= st0;
55         dout <= '0';
56     end case;
57 end process;
58 end Behavioral;

```

Source Code 15: Mealy FSM

```

1  library IEEE;
2  use IEEE.STD_LOGIC_1164.ALL;
3
4  entity moore is
5      Port ( clk : in STD_LOGIC;
6            din : in STD_LOGIC;
7            rst : in STD_LOGIC;
8            dout : out STD_LOGIC);
9  end moore;
10
11 architecture Behavioral of moore is
12     type state is (st0, st1, st2, st3);
13     signal present_state, next_state : state;
14 begin
15
16     synchronous_process: process (clk)
17     begin
18         if rising_edge(clk) then
19             if (rst = '1') then
20                 present_state <= st0;
21             else
22                 present_state <= next_state;
23             end if;
24         end if;
25     end process;
26
27     output_decoder : process(present_state, din)
28     begin
29         next_state <= st0;
30         case (present_state) is when st0 =>
31             if (din = '1') then
32                 next_state <= st1;
33             else
34                 next_state <= st0; end if; when st1 =>
35             if (din = '1') then
36                 next_state <= st1;
37             else
38                 next_state <= st2; end if; when st2 =>
39             if (din = '1') then
40                 next_state <= st3;
41             else
42                 next_state <= st0; end if; when st3 =>
43             if (din = '1') then
44                 next_state <= st1;
45             else
46                 next_state <= st2; end if; when others =>
47                 next_state <= st0;
48             end case;
49         end process;
50     next_state_decoder : process(present_state)
51     begin
52         case (present_state) is when st0 =>
53             dout <= '0'; when st1 =>
54             dout <= '0'; when st2 =>
55             dout <= '0'; when st3 =>
56             dout <= '1'; when others =>
57             dout <= '0';
58         end case;
59     end process;
60
61 end Behavioral;

```

Source Code 16: Moore FSM

7.3 Results

7.3.1 Testbench waveform




Figure 43: Mealy FSM testbench waveform




Figure 44: Moore FSM testbench waveform

7.3.2 RTL schematic




Figure 45: Mealy FSM RTL Schematic




Figure 46: Moore FSM RTL Schematic