# VLSI System Design Lab Report

Modelling of Various Digital Circuits in VHDL

Name: Rupom Bora Roll No: PT-221-839-0001 Session: 2nd Semester

> VLSI System Design (ECE 2324)

Department of Electronics and Communication Engineering Gauhati University

June 5, 2023

# Contents

1	$\mathbf{Des}$	ign a selector/multiplexer	3
	1.1	Block Diagram	3
	1.2	VHDL Code	3
	1.3	Results	4
		1.3.1 Testbench waveform	4
			5
<b>2</b>	$\mathbf{Des}$	ign an equality checker/comparator	6
	2.1	Block Diagram	6
	2.2	VHDL Code	6
	2.3	Results	7
		2.3.1 Testbench waveform	7
		2.3.2 RTL schematic	7
3	$\mathbf{Des}$	ign a half adder, full adder, carry ripple adder and carry look ahead adder	8
	3.1	Block Diagram	8
	3.2	VHDL Code	8
	3.3	Results	0
		3.3.1 Testbench waveform	0
		3.3.2 RTL schematic	1
4	$\mathbf{Des}$	ign of flipflops	3
	4.1	Block Diagram	3
	4.2	VHDL Code	3
	4.3	Results	4
		4.3.1 Testbench waveform	4
		4.3.2 RTL schematic	4
5	$\mathbf{Des}$	ign a parallel to serial and serial to parallel converter 1	
	5.1	Block Diagram	5
	5.2	VHDL Code	5
	5.3	Results	
		5.3.1 Testbench waveform	7
		5.3.2 RTL schematic	7
6		ign of counters 1	
		Block Diagram	
		VHDL Code	
	6.3	Results	0
		6.3.1 Testbench waveform	0
		6.3.2 RTL schematic	1
_	_		
7		ign a FSM	
	7.1	Block Diagram	
	7.2	VHDL Code	
	7.3	Results	
		7.3.1 Testbench waveform	
		7.3.2 RTL schematic	4

# 1 Design a selector/multiplexer

## 1.1 Block Diagram



Figure 1: Multiplexer Block Diagram

```
Rupam Bora
         SPV, MTech, Gauhati University
 3
         PT-221-839-0001
          VLSI System Design (ECE 2324)
         Selector/Multiplexer design in VHDL
 5
     library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
     use IEEE.STD_LOGIC_ARITH.ALL;
use IEEE.STD_LOGIC_UNSIGNED.ALL;
10
11
12
     entity SELECTOR is
13
14
        port (
15
             A :
                   in std_logic_vector(15 downto 0);
                SEL : in std_logic_vector(3 downto 0);
17
                Y : out std_logic);
     end SELECTOR;
18
19
     architecture RTL1 of SELECTOR is
20
     begin
22
        p0: process (A,SEL)
23
              if (SEL = "0000") then
24
                 Y \le A(0);
elsif (SEL = "0001") then
25
26
                   Y \stackrel{\cdot}{\Leftarrow} A(1);
27
                 elsif (SEL = "0010") then
^{29}
                    Y \leftarrow A(2);
                 elsif (\overrightarrow{SEL} = "0011") then
30
                 Y \le A(3);
elsif (SEL = "0100") then
31
32
                 Y \le A(4);
elsif (SEL = "0101") then
33
34
                 Y \le A(5);
elsif (SEL = "0110") then
Y \le A(6);
elsif (SEL = "0111") then
35
36
37
38
39
                 Y \leq A(7);
elsif (SEL = "1000") then
40
                 Y \le A(8);
elsif (SEL = "1001") then
41
42
                 Y \le A(9);

elsif (SEL = "1010") then

Y \le A(10);

elsif (SEL = "1011") then
43
44
45
46
                 Y \le A(11);
elsif (SEL = "1100") then
48
                 Y \le A(12);

elsif (SEL = "1101") then

Y \le A(13);

elsif (SEL = "1110") then
49
50
51
52
                    Y \stackrel{\cdot}{\rightleftharpoons} A(14);
53
                55
56
        end process;
57
     end RTL1;
60
     architecture RTL2 of SELECTOR is
       p1: process(A,SEL)
```

```
63
                     begin
                         egin
case SEL is
when "0000" => Y <= A(0);
when "0001" => Y <= A(1);
when "0010" => Y <= A(2);
when "0011" => Y <= A(3);
when "0100" => Y <= A(4);
when "0101" => Y <= A(5);
when "0110" => Y <= A(6);
when "0111" => Y <= A(6);
 64
 65
 66
 67
 68
 69
 70
 71
                                         when "0111"
 72
73
                                        when "0111" \Rightarrow Y \Leftarrow A(7);
when "1000" \Rightarrow Y \Leftarrow A(8);
when "1001" \Rightarrow Y \Leftarrow A(9);
when "1010" \Rightarrow Y \Leftarrow A(10);
when "1011" \Rightarrow Y \Leftarrow A(11);
 74 \\ 75 \\ 76
                                        when "1101" \Rightarrow Y < A(11);
when "1100" \Rightarrow Y < A(12);
when "1101" \Rightarrow Y < A(13);
when "1110" \Rightarrow Y < A(14);
 77
 78
 79
                                        when others \Rightarrow Y \Leftarrow A(15);
 80
                                 end case;
 81
                       end process;
 82
          end RTL2;
 83
 85
           architecture RTL3 of SELECTOR is
 86
          begin
               with SEL select

Y <= A(0) when "0000",

A(1) when "0001",
 87
 88
 89
                                          A(2) when "0011",
A(3) when "0011",
A(4) when "0100",
 90
 92
                                          A(5) when "0100"
A(6) when "0110"
A(7) when "0111"
 93
 94
 95
                                           A(8)
                                                       when
                                                                   "1000"
 96
                                                      when "1001"
                                           A(10) when "1011"
A(11) when "1011"
A(12) when "1100"
 98
 99
100
                                           A(13) when "1100"
A(13) when "1101"
A(14) when "1110"
101
102
                                           A(15) when others;
          end RTL3;
104
105
          architecture RTL4 of SELECTOR is
106
        begin
Y <= A(conv_integer(SEL));
107
108
109 end RTL4;
```

Source Code 1: Multiplexer

#### 1.3.1 Testbench waveform




Figure 2: Multiplexer testbench waveform




Figure 3: Multiplexer RTL Schematic

# 2 Design an equality checker/comparator

## 2.1 Block Diagram



Figure 4: Comparator Block Diagram

```
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.STD_LOGIC_ARITH.ALL
     use IEEE STDLOGIC_UNSIGNED.ALL;
 5
      entity EQUAL is
 6
7
        generic(N: in integer :=8);
     port(
   A,B : in std_logic_vector(N-1 downto 0);
   SAME : out std_logic);
end EQUAL;
 8
10
11
12
     architecture RTLFOR of EQUAL is
13
     begin
14
15
        p0: process(A,B)
               variable SAME_SO_FAR: std_logic;
16
17
              SAME_SO_FAR := '1';

for i in A'range loop

if (A(i)/=B(i)) then

SAME_SO_FAR := '0';
18
19
20
21
                        exit;
23
              end loop;
SAME <= SAME_SO_FAR;</pre>
^{24}
25
26
     end process;
end RTL_FOR;
27
     architecture RTLSTRUCTURAL of EQUAL is
    signal EACHBIT: std_logic_vector(A'length-1 downto 0);
29
30
     begin
31
        xnor_gen: for i in A'range generate
EACHBIT(i) <= not (A(i) xor B(i));</pre>
32
33
            end generate;
34
           p0: process (EACHBIT)
variable BITSAME: std_logic;
35
36
            begin
37
              FITSAME:=EACHBIT(i);
for i in 1 to A'length-1 loop
BITSAME:=BITSAME and EACHBIT(i);
38
39
40
                 end loop;
                 SAME <= BITSAME;
42
     end process;
end RTLSTRUCTURAL;
43
44
45
     architecture RTLOPERATOR of EQUAL is
46
47
     begin
       SAME <= '1' when A=B else '0';
     end RTL_OPERATOR;
```

Source Code 2: Comparator

# 2.3.1 Testbench waveform




Figure 5: Comparator testbench waveform 1




Figure 6: Comparator testbench waveform 2




Figure 7: Comparator RTL Schematic

# 3 Design a half adder, full adder, carry ripple adder and carry look ahead adder

# 3.1 Block Diagram



Figure 8: Half Adder Block Diagram



Figure 9: Full Adder Block Diagram



Figure 10: Carry Ripple Adder Block Diagram



Figure 11: Carry Look Ahead Block Diagram

```
SUM,CARRY: out std_logic
10
    end HA;
11
12
13
    architecture RTL_dataflow of HA is
    begin
SUM <= A xor B;
14
15
         CARRY <= A and B;
16
17 end RTL_dataflow;
                                                 Source Code 3: Half Adder
1 | library IEEE;
2 | use IEEE.STD_LOGIC_1164.ALL;
3 | use IEEE.STD_LOGIC_ARITH.ALL;
    use IEEE STD_LOGIC_UNSIGNED ALL;
 5
 6
    entity FA is
 7
      port (
            A,B,Cin: in std_logic;
 8
 9
               SUM,Cout: out std_logic
10
11
    end FA;
12
    architecture RTL_dataflow of FA is
13
14
    begin
      SUM <= A xor B xor Cin;
15
16
         Cout <= (A and B) or (A and Cin) or (B and Cin);
17 end RTL_dataflow;
                                                  Source Code 4: Full Adder
 1 | library IEEE;
2 | use IEEE.STD_LOGIC_1164.ALL;
3 | use IEEE.STD_LOGIC_ARITH.ALL;
    use IEEE.STD_LOGIC_UNSIGNED.ALL;
 4
 5
    entity CRA is
  generic(N: in integer:=8);
 6
 7
 9
            A,B: in std_logic_vector(N-1 downto 0);
              Cin: in std_logic;
SUM: out std_logic_vector(N-1 downto 0);
10
11
               Cout: out std_logic
12
13
    end CRA;
14
15
    architecture RTL_component of CRA is
16
       component FA
17
18
          port (
19
            A,B,Cin: in std_logic;
              SUM, Cout: out std_logic
20
21
         end component;
signal C: std_logic_vector(A'length-1 downto 1);
22
23
24
    begin
       gen: for j in a'range generate
genlsb: if j=0 generate
fa0: FA port map(A=>A(0), B=>B(0), Cin=>Cin, SUM=>SUM(0), Cout=>C(0));
25
^{26}
27
28
               \begin{array}{l} \textbf{generate},\\ \textbf{genmid: if } (j>0) \ \textbf{and} \ (j < A' \ length-1) \ \textbf{generate}\\ \textbf{fa0: FA port map}(A=>A(j), \ B=>B(j), \ Cin=>C(j), \ SUM=>SUM(j), \ Cout=>C(j+1)); \end{array}
29
30
               end generate;
genmsb: if j= A'length-1 generate
31
32
                 fa0: FA port map(A=>A(j), B=>B(j), Cin=>C(j), SUM=>SUM(j), Cout=>Cout);
33
34
               end generate;
35
          end generate;
    end RTL_component;
36
37
    architecture RTL_for of CRA is
38
       procedure fulladder(
signal A,B,Cin: in std_logic;
40
               signal SUM, Cout: out std_logic) is
41
          begin
42
           SUM<=A xor B xor Cin;
Cout<=(A and B)or(A and Cin)or(B and Cin);
43
44
          end fulladder;
45
          signal C: std_logic_vector(A'length-1 downto 1);
46
47
    begin
       gen: for j in A'range generate
genlsb: if j=0 generate
48
49
                 50
```

 $\begin{array}{ll} \mbox{genmid: } \mbox{if } (j{>}0) \mbox{ and } (j < A' \mbox{length} -1) \mbox{ generate} \\ \mbox{fulladder} (A{=}{>}A(j) \,, \mbox{ } B{=}{>}B(j) \,, \mbox{ } Cin{=}{>}C(j) \,, \mbox{ } SUM{=}{>}SUM(j) \,, \mbox{ } Cout{=}{>}C(j{+}1)) \,; \end{array}$ 

51

53

end generate;

Source Code 5: Carry Ripple Adder

```
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.STD_LOGIC_ARITH.ALL;
use IEEE.STD_LOGIC_UNSIGNED.ALL;
  \frac{2}{3}
  4
  5
  6
7
8
                        Port ( P, G : in STDLOGIC-VECTOR(3 downto 0);
CI : in STDLOGIC;
CO : out STDLOGIC-VECTOR(3 downto 0);
  9
                                              \mathrm{GP},\;\mathrm{GG}\;:\;\mathbf{out}\;\;\;\mathbf{STD\_LOGIC})\;;
10
            end CLAU;
11
12
13
            architecture RTL of CLAU is
14
15
            begin
                \begin{array}{l} \text{egin} \\ \text{CO}(0) & \mathrel{<=} \text{CI}; \\ \text{CO}(1) & \mathrel{<=} \text{(CI and P(0)) or} \\ \text{G}(0); \\ \text{CO}(2) & \mathrel{<=} \text{(CI and P(0) and P(1)) or} \\ \text{(G}(0) \text{ and P(1)) or} \\ \end{array}
16
17
18
19
20
                 CO(3) and C(7) or CO(3) \leftarrow (CI \text{ and } P(0) \text{ and } P(1) \text{ and } P(2)) or (CI) and CI) or (CI) and CI or (CI) and CI or (CI) and CI
21
22
23
^{24}
25
                                    \hat{G}(\hat{2});
                 \begin{aligned} GG & \stackrel{\smile}{\leqslant} (G(0) \text{ and } P(1) \text{ and } P(2) \text{ and } P(3)) \text{ or } \\ & (G(1) \text{ and } P(2) \text{ and } P(3)) \text{ or } \\ & (G(2) \text{ and } P(3)) \text{ or } \end{aligned}
26
^{27}
28
29
                              G(2):
30
                  GP \stackrel{\frown}{\rightleftharpoons} P(3) and P(2) and P(1) and P(0);
           end RTL;
```

Source Code 6: Carry Look Ahead Adder

#### 3.3.1 Testbench waveform




Figure 12: Half Adder testbench waveform



Figure 13: Full Adder testbench waveform




Figure 14: Carry Ripple Adder testbench waveform




Figure 15: Carry Look Ahead Adder testbench waveform



Figure 16: Half Adder RTL Schematic




Figure 17: Full Adder RTL Schematic




Figure 18: Carry Ripple Adder RTL Schematic




Figure 19: Carry Look Ahead Adder RTL Schematic

# 4 Design of flipflops

# 4.1 Block Diagram



Figure 20: D Flipflop Block Diagram




Figure 21: JK Flipflop Block Diagram

```
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.STD_LOGIC_ARITH.ALL;
use IEEE.STD_LOGIC_UNSIGNED.ALL;
 1
2
3
 4
5
       entity DFFQN is
 6
7
8
9
          port(
CLK, D: in std_logic;
Q,Qn: out std_logic
10
      end DFFQN;
11
13
       architecture RTL of DFFQN is
         signal DFF: std_logic;
14
      begin
15
          seq0: process
begin
16
17
              wait until CLK'event and CLK = '1';
   DFF <= D;
end process;</pre>
18
19
20
      \begin{array}{c} Q <= DFF; \ Qn <= \ \mathbf{not} \ DFF; \\ \mathbf{end} \ RTL; \end{array}
21
```

Source Code 7: D Flipflop

```
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
     use IEEE.STD.LOGIC_ARITH.ALL;
     use IEEE STD_LOGIC_UNSIGNED.ALL;
     entity JKFF is
 6
7
8
        port (
             CLK, RSTn, J, K: in std_logic;
Q, Qn : out std_logic
10
     end JKFF;
12
     architecture RTL of JKFF is
    signal FF: std_logic;
13
14
     begin
15
       seq0: process (CLK, RSTn)
    variable JK: std_logic_vector(1 downto 0);
16
17
             if (RSTn = '0') then
19
```

```
20 | FF <= '0'; | elsif (CLK'event and CLK = '1') then | JK := J & K; | case JK is | when "01" => FF <= '0'; | when "10" => FF <= '1'; | when "11" => FF <= '1'; | when "11" => FF <= not FF; | when others => null; | end case; | end if; | end process; | Q <= FF after 2 ns; | Qn <= not FF after 2 ns; | end RTL; | end RTL; |
```

Source Code 8: JK Flipflop

#### 4.3.1 Testbench waveform




Figure 22: D Flipflop testbench waveform 1



Figure 23: JK Flipflop testbench waveform 2




Figure 24: JK Flipflop RTL Schematic

# 5 Design a parallel to serial and serial to parallel converter

## 5.1 Block Diagram




Figure 25: Parallel to Serial Converter Block Diagram




Figure 26: Serial to Parallel Converter Block Diagram

```
library declaration
     library declaration
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.STD_LOGIC_ARITH.ALL;
use IEEE.STD_LOGIC_UNSIGNED.ALL;
 3
 \frac{4}{5}
 6
7
           entity declaration
      entity Piso2bit_mod is
        Port (clk: in std_logic; — processing clock
reset: in std_logic; — reset signal
valid_in: in std_logic; — input valid signal
din: in std_logic_vector(1 downto 0); — input data
dout: out std_logic; — output data
 9
10
11
12
                 valid_out : out std_logic); - output valid signal
15
      end Piso2bit_mod;
16
     — architecture begins here architecture Behavioral of Piso2bit_mod is
17
18
19
20
           signal declaration
21
         type state is (rst, s0, s1);
         signal ps, ns : state;
signal din_s : std_logic_vector(1 downto 0);
22
23
24
25
26
          process for updating the present state
^{27}
         process(clk, reset)
28
            begin
            if reset = '1' then
29
30
             ps <= rst;
din_s <= "00";
elsif rising_edge(clk) then</pre>
31
32
               ps <= ns;
if valid_in = '1' then
din_s <= din;
33
34
35
            end if;
end if;
36
37
         end process;
39
40
           process for updating the next state
41
         process(ps, valid_in)
42
         begin
43
            case ps is
```

```
when rst => if valid_in = '1' then
45
          ns 
\leftarrow
= s0;
          else
46
47
          ns <= rst;
48
          end if;
         when s0 \Rightarrow ns \ll s1;
when s1 \Rightarrow if valid_in = '1' then
49
50
          ns <= s0;
51
52
          else
53
          ns <= rst;
54
          end if;
55
         when others => ns <= rst;
56
         end case;
57
       end process:
58
59
       process (ps)
60
       begin
61
          case ps is
         when rst => dout <= '0'; — Here output is 0
62
63
          valid_out <= '0';
64
65
          when s0 => dout <= din_s(1); — Here output is 2nd bit of the input
66
          valid_out <= '1';
67
         when s1 \Rightarrow dout \Leftarrow din_s(0); — Here output is 1st bit of the input valid_out \Leftarrow '1';
68
69
70
         when others => dout <= '0';
valid_out <= '0';</pre>
71
72
73
74
       end case;
75
       end process;
76
     end Behavioral;
```

Source Code 9: Parallel to Serial Converter

```
library
                    declaration
     library IEEE;
     use IEEE.STD_LOGIC_1164.all;
     use IEEE STD_LOGIC_UNSIGNED.ALL;
     — entity declaration
entity SIPO_2_n is
 5
 6
 7
     port(
   CLK : in STD_LOGIC; — global clk
   D_IN : in STD_LOGIC; — serial data in
 8
          EN: in STDLOGIC; — enable
RESET: in STDLOGIC; — asynchronous reset
DOUT: out STDLOGICVECTOR(1 downto 0); — parallel data out
10
11
12
           valid_out : out std_logic — valid out
13
14
     end SIPO_2_n;
15
         architecture declaration
17
     architecture RTL of SIPO_2_n is
       signal dout_i : std_logic;
signal tog : std_logic;
18
19
     begin
20
         process to conevert serial to parallel data
^{21}
        process (clk, reset)
23
        begin
           if reset = '1' then
24
              valid_out <= '0';
25
             tog <= '0';
dout_i <= '0';
D_out <= "00";
26
27
           elsif rising_edge(clk)then
if en = '1' then
29
30
                tog <= not tog;
31
              else
32
             tog <= '0';
end if;
33
34
           dout_i <= D_IN;

if tog = '1' then

D_OUT <= dout_i& D_in;
35
36
37
           valid_out <= '1';
elsif tog = '0' then
valid_out <= '0';</pre>
38
39
40
           end if;
41
42
           end if;
43
        end process;
44
45 end RTL;
```

Source Code 10: Serial to Parallel Converter

## 5.3.1 Testbench waveform




Figure 27: Parallel to Serial Converter testbench waveform




Figure 28: Serial to Parallel Converter testbench waveform




Figure 29: Parallel to Serial Converter RTL Schematic




Figure 30: Serial to Parallel Converter RTL Schematic

# 6 Design of counters

# 6.1 Block Diagram



Figure 31: Asynchronous Counter Block Diagram



Figure 32: Ring Counter Block Diagram



Figure 33: Johnson Counter Block Diagram



Figure 34: Updown Counter Block Diagram

```
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.STD_LOGIC_ARITH.ALL;
use IEEE.STD_LOGIC_UNSIGNED.ALL;

entity ACNT is
port(
    RSTn, EN: in std_logic;
    CNTR: out std_logic_vector(7 downto 0)
```

```
12 end ACNT;
13
     architecture RTL of ACNT is
14
15
       component JKFF
16
            CLK, RSTn, J, K: in std_logic;
Q, Qn : out std_logic
17
18
19
          end component;
20
          signal FFQ: std_logic_vector(8 downto 0);
signal FFQn: std_logic_vector(8 downto 0);
21
22
23
          signal VDD: std_logic;
24
25
       VDD <= '1';
26
         FFQn(0) \iff EN;
         jk0: for j in 1 to 8 generate
b17: JKFF port map(CLK => FFQn(j-1), RSTn => RSTn, J => VDD, K => VDD, Q => FFQ(j), Qn
28
          => FFQn(j));
29
          end generate;
          CNTR <= FFQ(8 downto 1);
30
31 end RTL;
```

Source Code 11: Asynchronous Counter

```
— Ring Counter library IEEE; use IEEE.STD LOGIC_1164.ALL;
    use IEEE.STD.LOGIC_ARITH.ALL;
    use IEEE STDLOGIC_UNSIGNED ALL;
6
7
    8
10
    end Ring_counter;
11
12
    architecture Behavioral of Ring_counter is
      signal q_tmp: std_logic_vector(3 downto 0):= "0000";
13
    begin
14
      process (CLOCK,RESET)
15
16
         begin
         if RESET = '1' then
q-tmp <= "0001";
elsif Rising_edge(CLOCK) then
17
18
19
           q_tmp(1) <= q_tmp(0);
q_tmp(2) <= q_tmp(1);
q_tmp(3) <= q_tmp(2);
20
21
           q-tmp(0) \Leftarrow q-tmp(3);
23
24
         end if;
25
       end process;
    Q <= q_tmp;
26
   end Behavioral;
```

Source Code 12: Ring Counter

```
- Johnson Counter
     library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
 3
     use IEEE STDLOGIC_ARITH ALL;
      use IEEE STD_LOGIC_UNSIGNED ALL;
 6
     entity Johnson_counter is
   Port ( clk, rst : in STDLOGIC;
        Q : out STDLOGIC_VECTOR(3 downto 0));
 7
 8
 9
10
     end Johnson_counter;
11
12
      architecture Behavioral of Johnson_counter is
         \mathbf{signal} \  \, \mathbf{temp} \colon \  \, \mathbf{std\_logic\_vector} \, (3 \  \, \mathbf{downto} \  \, 0) := "0000" \, ;
13
     begin
14
         process (clk, rst)
15
16
            begin
               if rst = '1' then
temp <= "0000";
17
                elsif Rising_edge(clk) then
19
                  temp(1) <= temp(0);
temp(2) <= temp(1);
temp(3) <= temp(2);
temp(0) <= not temp(3);
20
21
22
23
^{24}
25
         end process;
    Q <= temp;
end Behavioral;
26
```

Source Code 13: Johnson Counter

```
Up Down Counter
\begin{array}{c} 1 \\ 2 \\ 3 \end{array}
     library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
 4
     use IEEE.STD_LOGIC_ARITH.ALL;
     use IEEE STD_LOGIC_UNSIGNED ALL;
 5
6
7
     entity updown_counter is
           Port (clk: in std_logic; — clock input
    reset: in std_logic; — reset input

up_down: in std_logic; — up or down
    counter: out std_logic_vector(3 downto 0) — output 4-bit counter
 8
9
10
11
12
     end updown_counter;
13
14
15
     architecture Behavioral of updown_counter is
     signal counter_updown: std_logic_vector(3 downto 0);
16
     begin
     — down counter process(clk)
18
19
20
     begin
     if(rising_edge(clk)) then
  if(reset='1') then
21
22
                  counter_updown <= x"0";
^{23}
^{24}
           elsif(up_down='1') then
                   counter_updown <= counter_updown - x"1"; — count down
25
26
          {\tt counter\_updown} \ \ensuremath{<=} \ counter\_updown \ + \ x"1"; \ --- \ count \ up
27
28
           end if;
29
       end if;
30
     end process;
31
       \texttt{counter} \mathrel{\boldsymbol{<}\!\!=} \texttt{counter\_updown}\,;
32
    end Behavioral;
```

Source Code 14: Updown Counter

#### 6.3.1 Testbench waveform




Figure 35: Ring Counter testbench waveform




Figure 36: Johnson Counter testbench waveform




Figure 37: Updown Counter testbench waveform




Figure 38: Ring Counter RTL Schematic




Figure 39: Johnson Counter RTL Schematic



Figure 40: Updown Counter RTL Schematic

# 7 Design a FSM

# 7.1 Block Diagram



Figure 41: Mealy FSM Block Diagram




Figure 42: Moore FSM Block Diagram

```
library IEEE;
use IEEE STD_LOGIC_1164.ALL;
 2
 3
      entity mealy is
  Port ( clk : in STDLOGIC;
  din : in STDLOGIC;
  rst : in STDLOGIC;
  dout : out STDLOGIC);
 4
5
 6
7
      end mealy;
10
      architecture Behavioral of mealy is
  type state is (st0, st1, st2, st3);
  signal present_state, next_state : state;
11
12
13
14
15
16
          syncronous_process : process (clk)
17
             if rising_edge(clk) then
if (rst = '1') then
   present_state <= st0;
else</pre>
18
19
20
^{-1}_{21}
             present_state <= next_state;
end if;
end if;</pre>
23
24
25
          end process;
26
27
          next_state_and_output_decoder : process(present_state, din)
          begin
              if (din = '0'; case (present_state) is when st0 =>
if (din = '1') then
  next_state <= st1;
  dout <= '0';</pre>
29
30
31
32
              else
33
                 next_state <= st0;
dout <= '0';
34
35
36
              end if;
             when St1 =>
if (din = '1') then
next_state <= st1;
dout <= '0';
37
38
39
40
                    next_state <= st2;
dout <= '0';
42
43
                 end if;
44
```

```
when St2 =>
if (din = '1') then
46
                next_state <= st1;
dout <= '1';
47
48
49
              else
                next_state <= st0;
dout <= '0';
50
51
             end if;
52
           when others =>
53
              next_state <= st0;
dout <= '0';
54
55
56
           end case;
57 end process;
58 end Behavioral;
```

Source Code 15: Mealy FSM

```
1 | library IEEE;
2 | use IEEE.STD_LOGIC_1164.ALL;
 3
    entity moore is
Port ( clk : in STDLOGIC;
din : in STDLOGIC;
rst : in STDLOGIC;
 4
 6
7
        {\tt dout} \ : \ {\color{red} \textbf{out}} \ {\color{red} \textbf{STD\_LOGIC}}) \ ;
 9
     end moore;
10
11
     architecture Behavioral of moore is
12
      type state is (st0, st1, st2, st3);
13
        signal present_state, next_state : state;
14
     begin
15
        synchronous_process: process (clk)
16
17
           if rising_edge(clk) then
if (rst = '1') then
18
19
20
                present_state <= st0;
              else
21
               present_state <= next_state;
22
             end if;
23
25
        end process;
26
27
        \verb"output_decoder": \verb"process"("present_state", "din")"
28
        begin
           next_state <= st0;
           case (present_state) is when st0 => if (din = '1') then
30
31
32
             next_state <= st1;
           else
33
           next_state <= st0; end if; when st1 =>
if (din = '1') then
  next_state <= st1;</pre>
34
35
37
           next_state <= st2; end if; when st2 =>
if (din = '1') then
next_state <= st3;</pre>
38
39
40
41
           42
43
             next_state <= st1;
44
           else
45
             next_state <= st2; end if; when others =>
next_state <= st0;</pre>
46
47
48
           end case;
49
           end process;
50
           next_state_decoder : process(present_state)
51
           begin
           case (present_state) is when st0 =>
52
             dout <= '0'; when st1 =>
dout <= '0'; when st2 =>
dout <= '0'; when st3 =>
dout <= '1'; when others =>
dout <= '0';
53
54
56
57
58
           end case:
        end process;
59
60
     end Behavioral;
```

Source Code 16: Moore FSM

# 7.3.1 Testbench waveform




Figure 43: Mealy FSM testbench waveform




Figure 44: Moore FSM testbench waveform




Figure 45: Mealy FSM RTL Schematic




Figure 46: Moore FSM RTL Schematic