	Radia	16	1					
-	Realizing a circu	uit from a St	ate Diagram					
The stage	What you've learn	ed:						
	What states an		1.0	C - F 1				
	How many flip-flops/latches you need for a given number of states							
	Boolean simplification using K-map or boolean algebra							
	How to make a state diagram/finite state automaton							
	How a latch works (as a black box)							
	What you're missing.							
	How to put it all together							
	Common state machine diagrams (Moore vs Mealy)							
	Starting with M							
	Starting with Moore vs Mealy finite state machine							
	The Moore and Mealy FSM are the two most basic forms of digital state							
	machines. Moore needs more stuff as it defines the output state to be							
	dependent on input and the current state. This is what you all are making for your final project. A Mealy FSM, on the other hand, only uses the							
				only uses the				
	Current state	to determine the	output state.					
1	Pictures! Mealy							
		- State -	T Output					
		Logic	Logic					
	The difference _		Example: a cour	ater or clock				
	The difference	Moore	Example: a cour	ater or clock				
		Moore	Example: a cour	ater or clock				
	The difference -	Moore		ater or clock				
		- State -	Output	ater or clock				
				ater or clock				
		- State -	Output	iter or clock				
		- State -	Output Logic					
		- State -	Output	or controlled				

If you're in the Wednesday lab, you'll notice there's a part missing That would be the input logic, but that is because it is asynchronous. I actually made a mistake in the placement of this block, it should be right after state logic and before output logic as asynchronous logic should immediately change the outputs. As such: Moore with asynchronous elements asynchronous inputs Inputs State Output async logic Logic Since async logic is right before output logic, it can immediately update the output separate from the clock signal Now that we have our parts, how do we build each part? Let's start with State Logic: With state logic, you typically have a state machine you want to implement. Between each state there is an input condition to reach a subsequent state. Then based on this, that means each subsequent state is a logic function of the inputs and the current state. Example: Inputs A, B, C W->x if (A=0||B=0)&(C=1) W-> y if A=1 & B=1 & C=1 (A=0||B=0)| X -> Z if B=1 AC=0 X -> Yif C=1 and C=1 V X → X if B=0& C=0 4=0 Y -> Zif A=1 Y -> Wif A=0 Z-> yif A=1 Z-> Zif A=0 async reset goes to y.

This is a pretty simple state diagram since there are only 3 inputs, H states, and very small logic conditions for switching. But if you take a look at the Transition table, you can see how we can make equations out of it. For instance, transition $W \rightarrow Y$ if A = 1 & B = 1 is the same as W = Y and A = 1 and B = 1 or W = F(Y, A = 1, B = 1). A and B are inputs so the only part missing is what exactly are W and Y?

That's the next step: Enumerate your states

We have W, X, Y, and Z, so I'm just going to say W=0, X=1,

Y=2, and Z=3. How many bits is that max... 2. That's why we
need exactly 2 flip-flops/latches to hold 4 states. Say we had 14

states, to enumerate all states we would need 4 bits as 13 in binary

(zero based counting) is 1101. So we would need 4 flip-flops/latches
in that case.

Anyway, we now have values to plug in for W and Y

W

[010]= F([1,0], A=1, B=1)


This is a bit weird to look at, so break it up for each bit of the state.

Stal WO = F(YO, A=1, B=1) W1 = F(Y1, A=1, B=1)

Based on the values for WO, WI, YO, and YI, we know Fo must result in O if A=1 and B=1 and F_1 must also result in O if A=1 and B=1. However, that's only for I transition. What if A and $B \neq 1$? What should be the output of Fo and F_1 . Now we get to the transition truth table.

								6
			lates	s, we	can	use them as input	bils for our	tout
Moore FSM.			1 -	Inputs New 5			State & bits	
I'm missing			1	1		New	State Bit O'	
2 rows. Ignore	State Bit 1		A		C	State Bit I	State Bit O	Z
t for now.	0	0	0	0.	0		i	X
157 1000	0	0	0	0	0		1	Z
W -	0 8	0	0	1	0	0	1	X
W -	0)	0	1	0	0		i	12
	0	0		0	16	- 0		X
	0	. 0		1-1-82	- 0	1	1	Z
	0	0	- 1	1	1		/2	y
	0	1	0	0	0	0		×
	0		0	0	1		0	y
	0	1	0	1	0			Z
v _	0	1	0		-	.1	0	A
	0		-1	0	0	0		X
	0	1	- ofers	0	- 1		0	y
	0		-	1	0			Z
1	0		i	. (:	i		16	Y
		0	0	0	0	0	. 0	W
	1	0	0	.0	1	0	0	w
		0	0	1	.0	6	0	W
y _	- 1	0	0	- ((0	0	W
	(*)		1.	0	0	Land by Land		Z
		0	(0	1			2
	- 1	0	(-	(0.			Z
	1	0	(1	(Z
			0	0	0	(1	Z
		1	0	0	1	(1	Z
		1	0	. (0	1 .	1	W Z
2 -			0	1	1			Z
~			1	0	0	· ·	0	Y
			1	O			0	Y

Now that's a really big trulk table to work with. Let's shorten it, It's best to separate the output bits now as they are separate functions. Then find patterns where certain input bils don't matter for several consecutive rows and replace them with X into one row. For instance when the current state is 11, it doesn't matter what Band Care. If A=0, then the output bits are 11. Here's my shortening: = always 1 when
\$150 = 11 This makes it a little easier to make correlations as seen above. This is typically only possible if transition conditions are small. You'll also find a direct correlation between the output function and the transition conditions. If we write the full equations down for S1' and SO', we get 51'= 5150 (ABC+Z) + 5150 (B+C) + 5150 A + 5150 SO' = \$1 50 (A+B+Z) + \$1 50(Z) + \$150A + \$150(A You may choose to simplify this system as you wish with some possibilities in the other post.



6	
	Now that the hard part is done, let's do the easy part: Output Logi
No.	You have a bigger black box now and let's assume it works
	A - State so Output Output
	Logic ST Logic LED
	We need to figure this part out now
The second	First, what are the inputs? SI and SO, our state bits. So, let's
	start by defining what the output should be for each state. I'm also
	going to use RGB LED because it makes sense.
	Let's pick colors first: W= white X=red Y= yellow Z= off
	RGB has 3 pins, Red, Green, and Blue
Sulfa and	132 strang step have 6 and 1834 have I mine with an entire the
1	A State Pin1 Pin2 Pin3 Pin3 Pin3
	the year and and passaged becaused bones with the
N I ha	small have succeed it; it queron occurred I tust exclusion
	y son at a let was son son should be to the first
	2 0 0 0
/exits	I have at the set of a local state of the set of the set of
	Let's expand this to state bits
	Carlotte Control of the Control of t
a	SI SO PinI Pin2 Pin3
1 7 %	0 0 0 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
- 1072	(0 (- 10 (0)
1.00	Now you just need to make a logic function for each pin based on SO and SI. I trust you all can do that so I'm moving on.

With a complete State Logic and Output Logic, you've technically built an entire system. But you need one last element for this project, the asynchronous element. This should update your output immediately. Then we should connect it directly to our output like so: Output & Async 51 Output Logic B State so Logic so LED Logic An asynchronous element will typically force a single state as it would mainly be used in the case of errors, exceptions, or malfunctions. Everything else should be handled by the state pattern. If we are going to force a single state if a signal is high Corlow depending on your system) and keep the original state otherwise, then what can we use? Keep in mind the properties of gates, that you have access to VCC and GND pins, and recently learned topics. At this point you should have guessed it; it's quantum mechanics! Just kidding, but I'm going to let y'all decide what you want to do here That's it for all the logic. Let's look inside a full implementation 5° Output R low if Latcho The force low SILogic 6 Reset a DCLK and force high here are to Reset create state Y as defined Force a You just need to figure in the transition Latch 1 high if out FO, F1, forcing a value, table earlier Reset a Y=10 and output logic. 5150