		1
1	addi \$v1, \$0, #0x1000	
	add \$v0, \$0, \$0	
	addi \$50, \$00, #16 Assume \$00 is	1 1
	addi \$ to, \$50, #16 an arbitrary address	
Loop	: (w \$t1, -16(\$s0)	
	addi \$50, \$50, #4 Instruction Pipeline Format	-
	add \$vo, \$vo, \$t1 IF ID EX, EX2 WB, MEM, MEM, WB2	
	sub \$v1, \$v1, \$t1 10 100 50 50 50 100 150 50	450 ps
		250 ps
		350 ps
	These bars represent when data is	
	ready for data forwarding	
	Edition of the second of the s	
1,	Using the Instruction Pineline Format table determine the single	- M
20.	Using the Instruction Pipeline Format table, determine the single cycle cycle time and pipelined cycle time.	
	cycle cycle time and processes exercisine.	
16	How many as longer does a single singlined it instruction take compact	of to
	How many ps longer does a single pipelined live instruction take compared single cycle? And compared to multi-cycle?	
	Single Eyele. The compared to main Eyele.	
1	Dais Late & mandiag significant execution identify all hazards in the	
14.	Using data forwarding pipelined execution, identify all hazards in the code above including branch delay hazards.	16
	code above including branch delay nazuras.	
11	11 1 11. 1 1 1 4 4	
10.	Use loop unrolling to get rid of the loop in the code above and use register renaming and/or out of order execution to remove or minimize what is the average CPI with data forwarding pipelined execution?	1 /
	register renaming and/or out of order execution to remove or minimize	hazard
	What is the average CPI with data forwarding pipelined execution?	
4		
10	Using dual issue processing with one side only issuing ALU or Branch	
	instructions and the other issuing any instruction, compute the new	
	instructions and the other issuing any instruction, compute the new average CPI. Keep in mind potential hazards following the load and	
	branch instructions	

1f.	the same was a little of a single of the same of the s	
19.	Without implementing locality, would set associative cache affect hit rate in the program above? Why or why not?	
	Memory	/
	Busy? Tag Data	T
2	L.d \$f5, 8(\$f1) \$f1 1004 1000 1.9	+
	A.d.sf2, O(\$f1) $$f2$ -13 1004 2.6	1
	add.d \$f3, \$f2, \$f2 \$f3 26 1008 5.3	-
	daddui \$f4, \$0, #4.8 \$f4 12.2 1000 0.6	
	mul. d \$f3, \$f2, \$f3 \$f5 \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \	
	add d \$f2, \$f5, \$f3	
N M 27	The first after country and the fifth of the second set approximate of the street, the first second second second	
	Identify all data dependencies, output dependencies, and anti-dependencies in this format Ex. \$16 L9 L13 register first line number second line number	ie
26	Fix the dependencies that are fixable using register renaming. Available registers are \$f9-\$f15.	
	be can also be under a place of the same o	
20	Using the original code, run Tomasulo's algorithm dual issue with 3 ADD/SUB stations and 2 MUL/DIV stations. ADD/SUB Execution = 3 cycles MUL/DIV Execution = 7 cycles LW/SU Execution = 4 cycles Assume instructions start execution as soon as data becomes available. Keep track of reservation stations and the register file.	

Assume you have a cache of size IKB using direct mapped cache and byte addressing. Block size is 4 bytes long. Main memory has a size of 16 kB. Calculate the number of tag bits, index bits, and offset bits and mark their position on the bitstring below. Remove any unused O's in your address Given an instruction breakdown of LW/SW=25%, ALU=70%, and Branch = 5% where a LW/SW takes 6 cycles, ALU takes 2 cycles, and Branch takes 3 cycles, calculate average CPI. What is the new average CPI if there is an instruction fetch miss rate of 5% with a penalty of 5 cycles, an LI cache miss rate of 50% with penalty 10 cycles and L2 cache miss rate of 25% with a penalty of 40 cycles. Ins type LW/SW) 25% 70°/a 5% Branch