

# The RISC-V Instruction Set Manual Volume I

Unprivileged Architecture

Version 20250815: DRAFT---NOT AN OFFICIAL RELEASE

# **Table of Contents**

Preamble	1
1. Introduction	2
1.1. RISC-V Hardware Platform Terminology	3
1.2. RISC-V Software Execution Environments and Harts	3
1.3. RISC-V ISA Overview	4
1.4. Memory	6
1.5. Base Instruction-Length Encoding	7
1.6. Exceptions, Traps, and Interrupts	9
1.7. UNSPECIFIED Behaviors and Values	10
2. "V" Standard Extension for Vector Operations, Version 1.0	12
2.1. Introduction	12
2.2. Implementation-defined Constant Parameters	12
2.3. Vector Extension Programmer's Model	12
2.3.1. Vector Registers	13
2.3.2. Vector Context Status in mstatus	13
2.3.3. Vector Context Status in vsstatus	13
2.3.4. Vector Type (vtype) Register	14
2.3.4.1. Vector Selected Element Width (vsew[2:0])	15
2.3.4.2. Vector Register Grouping (vlmul[2:0])	15
2.3.4.3. Vector Tail Agnostic and Vector Mask Agnostic vta and vma	
2.3.4.4. Vector Type Illegal (vill)	18
2.3.5. Vector Length (vl) Register	19
2.3.6. Vector Byte Length (vlenb) Register	19
2.3.7. Vector Start Index (vstart) Register	19
2.3.8. Vector Fixed-Point Rounding Mode (vxrm) Register	20
2.3.9. Vector Fixed-Point Saturation Flag (vxsat)	21
2.3.10. Vector Control and Status (vcsr) Register	21
2.3.11. State of Vector Extension at Reset	21
2.4. Mapping of Vector Elements to Vector Register State	21
2.4.1. Mapping for LMUL = 1	22
2.4.2. Mapping for LMUL < 1	23
2.4.3. Mapping for LMUL > 1	23
2.4.4. Mapping across Mixed-Width Operations	24
2.4.5. Mask Register Layout	25
2.5. Vector Instruction Formats	
2.5.1. Scalar Operands	27
2.5.2. Vector Operands	27
2.5.3. Vector Masking	28
2.5.3.1. Mask Encoding	
2.5.4. Prestart, Active, Inactive, Body, and Tail Element Definitions	
2.6. Configuration-Setting Instructions (vsetvli/vsetivli/vsetvl)	
2.6.1. vtype encoding	
2.6.1.1. Unsupported vtype Values	32

2.6.2. AVL encoding	32
2.6.3. Constraints on Setting vl	33
2.6.4. Example of strip mining and changes to SEW	33
2.7. Vector Loads and Stores	34
2.7.1. Vector Load/Store Instruction Encoding	34
2.7.2. Vector Load/Store Addressing Modes	35
2.7.3. Vector Load/Store Width Encoding	
2.7.4. Vector Unit-Stride Instructions	38
2.7.5. Vector Constant-Stride Instructions	39
2.7.6. Vector Indexed Instructions	40
2.7.7. Unit-stride Fault-Only-First Loads	41
2.7.8. Vector Load/Store Segment Instructions	42
2.7.8.1. Vector Unit-Stride Segment Loads and Stores	43
2.7.8.2. Vector Constant-Stride Segment Loads and Stores	44
2.7.8.3. Vector Indexed Segment Loads and Stores	45
2.7.9. Vector Load/Store Whole Register Instructions	45
2.8. Vector Memory Alignment Constraints	47
2.9. Vector Memory Consistency Model	48
2.10. Vector Arithmetic Instruction Formats	48
2.10.1. Vector Arithmetic Instruction encoding	
2.10.2. Widening Vector Arithmetic Instructions	51
2.10.3. Narrowing Vector Arithmetic Instructions	
2.11. Vector Integer Arithmetic Instructions	52
2.11.1. Vector Single-Width Integer Add and Subtract	
2.11.2. Vector Widening Integer Add/Subtract	53
2.11.3. Vector Integer Extension	53
2.11.4. Vector Integer Add-with-Carry / Subtract-with-Borrow Instructions	54
2.11.5. Vector Bitwise Logical Instructions	
2.11.6. Vector Single-Width Shift Instructions	56
2.11.7. Vector Narrowing Integer Right Shift Instructions	
2.11.8. Vector Integer Compare Instructions	57
2.11.9. Vector Integer Min/Max Instructions	
2.11.10. Vector Single-Width Integer Multiply Instructions	60
2.11.11. Vector Integer Divide Instructions	61
2.11.12. Vector Widening Integer Multiply Instructions	61
2.11.13. Vector Single-Width Integer Multiply-Add Instructions	
2.11.14. Vector Widening Integer Multiply-Add Instructions	
2.11.15. Vector Integer Merge Instructions	
2.11.16. Vector Integer Move Instructions	
2.12. Vector Fixed-Point Arithmetic Instructions	
2.12.1. Vector Single-Width Saturating Add and Subtract	
2.12.2. Vector Single-Width Averaging Add and Subtract	
2.12.3. Vector Single-Width Fractional Multiply with Rounding and Saturation	
2.12.4. Vector Single-Width Scaling Shift Instructions	
2.12.5. Vector Narrowing Fixed-Point Clip Instructions	66

2.13. Vector Floating-Point Instructions	67
2.13.1. Vector Floating-Point Exception Flags	67
2.13.2. Vector Single-Width Floating-Point Add/Subtract Instructions	67
2.13.3. Vector Widening Floating-Point Add/Subtract Instructions	68
2.13.4. Vector Single-Width Floating-Point Multiply/Divide Instructions	68
2.13.5. Vector Widening Floating-Point Multiply	68
2.13.6. Vector Single-Width Floating-Point Fused Multiply-Add Instructions	68
2.13.7. Vector Widening Floating-Point Fused Multiply-Add Instructions	69
2.13.8. Vector Floating-Point Square-Root Instruction	70
2.13.9. Vector Floating-Point Reciprocal Square-Root Estimate Instruction	70
2.13.10. Vector Floating-Point Reciprocal Estimate Instruction	74
2.13.11. Vector Floating-Point MIN/MAX Instructions	79
2.13.12. Vector Floating-Point Sign-Injection Instructions	79
2.13.13. Vector Floating-Point Compare Instructions	80
2.13.14. Vector Floating-Point Classify Instruction	81
2.13.15. Vector Floating-Point Merge Instruction	
2.13.16. Vector Floating-Point Move Instruction	82
2.13.17. Single-Width Floating-Point/Integer Type-Convert Instructions	82
2.13.18. Widening Floating-Point/Integer Type-Convert Instructions	
2.13.19. Narrowing Floating-Point/Integer Type-Convert Instructions	
2.14. Vector Reduction Operations	
2.14.1. Vector Single-Width Integer Reduction Instructions	
2.14.2. Vector Widening Integer Reduction Instructions	
2.14.3. Vector Single-Width Floating-Point Reduction Instructions	
2.14.3.1. Vector Ordered Single-Width Floating-Point Sum Reduction	
2.14.3.2. Vector Unordered Single-Width Floating-Point Sum Reduction	
2.14.3.3. Vector Single-Width Floating-Point Max and Min Reductions	
2.14.4. Vector Widening Floating-Point Reduction Instructions	
2.15. Vector Mask Instructions	
2.15.1. Vector Mask-Register Logical Instructions	
2.15.2. Vector count population in mask vcpop.m	
2.15.3. vfirst find-first-set mask bit	
2.15.4. vmsbf.m set-before-first mask bit	
2.15.5. vmsif.m set-including-first mask bit	
2.15.6. vmsof.m set-only-first mask bit	
2.15.7. Example using vector mask instructions	
2.15.8. Vector Iota Instruction	
2.15.9. Vector Element Index Instruction	
2.16. Vector Permutation Instructions	
2.16.1. Integer Scalar Move Instructions	
2.16.2. Floating-Point Scalar Move Instructions	
2.16.3. Vector Slide Instructions	
2.16.3.1. Vector Slide-up Instructions	
2.16.3.2. Vector Slide-down Instructions	
2.16.3.3. Vector Slide-1-up	97

2.16.3.4. Vector Floating-Point Slide-1-up Instruction	97
2.16.3.5. Vector Slide-1-down Instruction	
2.16.3.6. Vector Floating-Point Slide-1-down Instruction	98
2.16.4. Vector Register Gather Instructions	98
2.16.5. Vector Compress Instruction	
2.16.5.1. Synthesizing vdecompress	
2.16.6. Whole Vector Register Move	100
2.17. Exception Handling	101
2.17.1. Precise vector traps	101
2.17.2. Imprecise vector traps	
2.17.3. Selectable precise/imprecise traps	102
2.17.4. Swappable traps	102
2.18. Standard Vector Extensions	
2.18.1. Zvl*: Minimum Vector Length Standard Extensions	103
2.18.2. Zve*: Vector Extensions for Embedded Processors	103
2.18.3. V: Vector Extension for Application Processors	104
2.18.4. Zvfhmin: Vector Extension for Minimal Half-Precision Floating-Point	
2.18.5. Zvfh: Vector Extension for Half-Precision Floating-Point	106
2.19. Vector Element Groups	106
2.19.1. Element Group Size	106
2.19.2. Setting vl	106
2.19.3. Determining EEW	107
2.19.4. Determining EMUL	107
2.19.5. Element Group Width	107
2.19.6. Masking	108
2.20. Vector Instruction Listing.	108
Appendix A: Vector Assembly Code Examples	114
A.1. Vector-vector add example	114
A.2. Example with mixed-width mask and compute.	114
A.3. Memcpy example	115
A.4. Conditional example	115
A.5. SAXPY example	116
A.6. SGEMM example	116
A.7. Division approximation example	121
A.8. Square root approximation example	121
A.9. C standard library strcmp example	121
A.10. Fractional Lmul example	122
A.11. Fractional Lmul example	125
Index	130
Bibliography	131

### Preamble

Contributors to all versions of the spec in alphabetical order (please contact editors to suggest corrections): Derek Atkins, Arvind, Krste Asanović, Rimas Avižienis, Jacob Bachmeyer, and Sizhuo Zhang.

This document is released under a Creative Commons Attribution 4.0 International License.

This document is a derivative of "The RISC-V Instruction Set Manual, Volume I: User-Level ISA Version 2.1" released under the following license: ©2010-2017 Andrew Waterman, Yunsup Lee, David Patterson, Krste Asanović. Creative Commons Attribution 4.0 International License. Please cite as: "The RISC-V Instruction Set Manual, Volume I: User-Level ISA, Document Version 20191214-draft", Editors Andrew Waterman and Krste Asanović, RISC-V Foundation, December 2019.



# Chapter 1. Introduction

RISC-V (pronounced "risk-five") is a new instruction-set architecture (ISA) that was originally designed to support computer architecture research and education, but which we now hope will also become a standard free and open architecture for industry implementations. Our goals in defining RISC-V include:

- A completely open ISA that is freely available to academia and industry.
- A real ISA suitable for direct native hardware implementation, not just simulation or binary translation.
- An ISA that avoids "over-architecting" for a particular microarchitecture style (e.g., microcoded, inorder, decoupled, out-of-order) or implementation technology (e.g., full-custom, ASIC, FPGA), but which allows efficient implementation in any of these.
- An ISA separated into a *small* base integer ISA, usable by itself as a base for customized accelerators or for educational purposes, and optional standard extensions, to support general-purpose software development.
- Support for the revised 2008 IEEE-754 floating-point standard. (ANSI/IEEE Std 754-2008, IEEE Standard for Floating-Point Arithmetic, 2008)
- An ISA supporting extensive ISA extensions and specialized variants.
- Both 32-bit and 64-bit address space variants for applications, operating system kernels, and hardware implementations.
- An ISA with support for highly parallel multicore or manycore implementations, including heterogeneous multiprocessors.
- Optional *variable-length instructions* to both expand available instruction encoding space and to support an optional *dense instruction encoding* for improved performance, static code size, and energy efficiency.
- A fully virtualizable ISA to ease hypervisor development.
- An ISA that simplifies experiments with new privileged architecture designs.



Commentary on our design decisions is formatted as in this paragraph. This non-normative text can be skipped if the reader is only interested in the specification itself.



The name RISC-V was chosen to represent the fifth major RISC ISA design from UC Berkeley (RISC-I (Patterson & Séquin, 1981), RISC-II (Katevenis et al., 1983), SOAR (Ungar et al., 1984), and SPUR (Lee et al., 1989) were the first four). We also pun on the use of the Roman numeral "V" to signify "variations" and "vectors", as support for a range of architecture research, including various data-parallel accelerators, is an explicit goal of the ISA design.

The RISC-V ISA is defined avoiding implementation details as much as possible (although commentary is included on implementation-driven decisions) and should be read as the software-visible interface to a wide variety of implementations rather than as the design of a particular hardware artifact. The RISC-V manual is structured in two volumes. This volume covers the design of the base *unprivileged* instructions, including optional unprivileged ISA extensions. Unprivileged instructions are those that are generally usable in all privilege modes in all privileged architectures, though behavior might vary depending on privilege mode and privilege architecture. The second volume provides the design of the first ("classic") privileged architecture. The manuals use IEC 80000-13:2008 conventions, with a byte of 8 bits.



In the unprivileged ISA design, we tried to remove any dependence on particular microarchitectural features, such as cache line size, or on privileged architecture details, such as page translation. This is both for simplicity and to allow maximum flexibility for alternative microarchitectures or alternative privileged architectures.

#### 1.1. RISC-V Hardware Platform Terminology

A RISC-V hardware platform can contain one or more RISC-V-compatible processing cores together with other non-RISC-V-compatible cores, fixed-function accelerators, various physical memory structures, I/O devices, and an interconnect structure to allow the components to communicate.

A component is termed a *core* if it contains an independent instruction fetch unit. A RISC-V-compatible core might support multiple RISC-V-compatible hardware threads, or *harts*, through multithreading.

A RISC-V core might have additional specialized instruction-set extensions or an added *coprocessor*. We use the term *coprocessor* to refer to a unit that is attached to a RISC-V core and is mostly sequenced by a RISC-V instruction stream, but which contains additional architectural state and instruction-set extensions, and possibly some limited autonomy relative to the primary RISC-V instruction stream.

We use the term *accelerator* to refer to either a non-programmable fixed-function unit or a core that can operate autonomously but is specialized for certain tasks. In RISC-V systems, we expect many programmable accelerators will be RISC-V-based cores with specialized instruction-set extensions and/or customized coprocessors. An important class of RISC-V accelerators are I/O accelerators, which offload I/O processing tasks from the main application cores.

The system-level organization of a RISC-V hardware platform can range from a single-core microcontroller to a many-thousand-node cluster of shared-memory manycore server nodes. Even small systems-on-a-chip might be structured as a hierarchy of multicomputers and/or multiprocessors to modularize development effort or to provide secure isolation between subsystems.

#### 1.2. RISC-V Software Execution Environments and Harts

The behavior of a RISC-V program depends on the execution environment in which it runs. A RISC-V execution environment interface (EEI) defines the initial state of the program, the number and type of harts in the environment including the privilege modes supported by the harts, the accessibility and attributes of memory and I/O regions, the behavior of all legal instructions executed on each hart (i.e., the ISA is one component of the EEI), and the handling of any interrupts or exceptions raised during execution including environment calls. Examples of EEIs include the Linux application binary interface (ABI), or the RISC-V supervisor binary interface (SBI). The implementation of a RISC-V execution environment can be pure hardware, pure software, or a combination of hardware and software. For example, opcode traps and software emulation can be used to implement functionality not provided in hardware. Examples of execution environment implementations include:

- "Bare metal" hardware platforms where harts are directly implemented by physical processor threads and instructions have full access to the physical address space. The hardware platform defines an execution environment that begins at power-on reset.
- RISC-V operating systems that provide multiple user-level execution environments by multiplexing
  user-level harts onto available physical processor threads and by controlling access to memory via
  virtual memory.
- RISC-V hypervisors that provide multiple supervisor-level execution environments for guest operating systems.
- RISC-V emulators, such as Spike, QEMU or rv8, which emulate RISC-V harts on an underlying x86 system, and which can provide either a user-level or a supervisor-level execution environment.



A bare hardware platform can be considered to define an EEI, where the accessible harts, memory, and other devices populate the environment, and the initial state is that at power-on reset. Generally, most software is designed to use a more abstract interface to the hardware, as more abstract EEIs provide greater portability across different hardware platforms. Often EEIs

are layered on top of one another, where one higher-level EEI uses another lower-level EEI.

From the perspective of software running in a given execution environment, a hart is a resource that autonomously fetches and executes RISC-V instructions within that execution environment. In this respect, a hart behaves like a hardware thread resource even if time-multiplexed onto real hardware by the execution environment. Some EEIs support the creation and destruction of additional harts, for example, via environment calls to fork new harts.

The execution environment is responsible for ensuring the eventual forward progress of each of its harts. For a given hart, that responsibility is suspended while the hart is exercising a mechanism that explicitly waits for an event, such as the wait-for-interrupt instruction defined in Volume II of this specification; and that responsibility ends if the hart is terminated. The following events constitute forward progress:

- The retirement of an instruction.
- A trap, as defined in Section 1.6.
- Any other event defined by an extension to constitute forward progress.

The term hart was introduced in the work on Lithe (Pan et al., 2009) and (Pan et al., 2010) to provide a term to represent an abstract execution resource as opposed to a software thread programming abstraction.



The important distinction between a hardware thread (hart) and a software thread context is that the software running inside an execution environment is not responsible for causing progress of each of its harts; that is the responsibility of the outer execution environment. So the environment's harts operate like hardware threads from the perspective of the software inside the execution environment.

An execution environment implementation might time-multiplex a set of guest harts onto fewer host harts provided by its own execution environment but must do so in a way that guest harts operate like independent hardware threads. In particular, if there are more guest harts than host harts then the execution environment must be able to preempt the guest harts and must not wait indefinitely for guest software on a guest hart to "yield" control of the guest hart.

#### 1.3. RISC-V ISA Overview

A RISC-V ISA is defined as a base integer ISA, which must be present in any implementation, plus optional extensions to the base ISA. The base integer ISAs are very similar to that of the early RISC processors except with no branch delay slots and with support for optional variable-length instruction encodings. A base is carefully restricted to a minimal set of instructions sufficient to provide a reasonable target for compilers, assemblers, linkers, and operating systems (with additional privileged operations), and so provides a convenient ISA and software toolchain "skeleton" around which more customized processor ISAs can be built.

Although it is convenient to speak of *the* RISC-V ISA, RISC-V is actually a family of related ISAs, of which there are currently four base ISAs. Each base integer instruction set is characterized by the width of the integer registers and the corresponding size of the address space and by the number of integer registers. There are two primary base integer variants, RV32I and RV64I, described in (rv32) and (rv64), which provide 32-bit or 64-bit address spaces respectively. We use the term XLEN to refer to the width of an integer register in bits (either 32 or 64). (rv32e) describes the RV32E and RV64E subset variants of the RV32I or RV64I base instruction sets respectively, which have been added to support small microcontrollers, and which have half the number of integer registers. The base integer instruction sets use a two's-complement representation for signed integer values.



Although 64-bit address spaces are a requirement for larger systems, we believe 32-bit address spaces will remain adequate for many embedded and client devices for decades to come and will be desirable to lower memory traffic and energy consumption. In addition, 32-bit address spaces are sufficient for educational purposes. A larger flat 128-bit address space might eventually be required and could be accommodated with a new RV128I base ISA within the existing RISC-V ISA framework.

The four base ISAs in RISC-V are treated as distinct base ISAs. A common question is why is there not a single ISA, and in particular, why is RV32I not a strict subset of RV64I? Some earlier ISA designs (SPARC, MIPS) adopted a strict superset policy when increasing address space size to support running existing 32-bit binaries on new 64-bit hardware.

The main advantage of explicitly separating base ISAs is that each base ISA can be optimized for its needs without requiring to support all the operations needed for other base ISAs. For example, RV64I can omit instructions and CSRs that are only needed to cope with the narrower registers in RV32I. The RV32I variants can use encoding space otherwise reserved for instructions only required by wider address-space variants.

The main disadvantage of not treating the design as a single ISA is that it complicates the hardware needed to emulate one base ISA on another (e.g., RV32I on RV64I). However, differences in addressing and illegal-instruction traps generally mean some mode switch would be required in hardware in any case even with full superset instruction encodings, and the different RISC-V base ISAs are similar enough that supporting multiple versions is relatively low cost. Although some have proposed that the strict superset design would allow legacy 32-bit libraries to be linked with 64-bit code, this is impractical in practice, even with compatible encodings, due to the differences in software calling conventions and system-call interfaces.



The RISC-V privileged architecture provides fields in misa to control the unprivileged ISA at each level to support emulating different base ISAs on the same hardware. We note that newer SPARC and MIPS ISA revisions have deprecated support for running 32-bit code unchanged on 64-bit systems.

A related question is why there is a different encoding for 32-bit adds in RV32I (ADD) and RV64I (ADDW)? The ADDW opcode could be used for 32-bit adds in RV32I and ADDD for 64-bit adds in RV64I, instead of the existing design which uses the same opcode ADD for 32-bit adds in RV32I and 64-bit adds in RV64I with a different opcode ADDW for 32-bit adds in RV64I. This would also be more consistent with the use of the same LW opcode for 32-bit load in both RV32I and RV64I. The very first versions of RISC-V ISA did have a variant of this alternate design, but the RISC-V design was changed to the current choice in January 201I. Our focus was on supporting 32-bit integers in the 64-bit ISA not on providing compatibility with the 32-bit ISA, and the motivation was to remove the asymmetry that arose from having not all opcodes in RV32I have a \*W suffix (e.g., ADDW, but AND not ANDW). In hindsight, this was perhaps not well-justified and a consequence of designing both ISAs at the same time as opposed to adding one later to sit on top of another, and also from a belief we had to fold platform requirements into the ISA spec which would imply that all the RV32I instructions would have been required in RV64I. It is too late to change the encoding now, but this is also of little practical consequence for the reasons stated above.

It has been noted we could enable the \*W variants as an extension to RV32I systems to provide a common encoding across RV64I and a future RV32 variant.

RISC-V has been designed to support extensive customization and specialization. Each base integer ISA can be extended with one or more optional instruction-set extensions. An extension may be categorized as either standard, custom, or non-conforming. For this purpose, we divide each RISC-V instruction-set

encoding space (and related encoding spaces such as the CSRs) into three disjoint categories: *standard*, *reserved*, and *custom*. Standard extensions and encodings are defined by RISC-V International; any extensions not defined by RISC-V International are *non-standard*. Each base ISA and its standard extensions use only standard encodings, and shall not conflict with each other in their uses of these encodings. Reserved encodings are currently not defined but are saved for future standard extensions; once thus used, they become standard encodings. Custom encodings shall never be used for standard extensions and are made available for vendor-specific non-standard extensions. Non-standard extensions are either custom extensions, that use only custom encodings, or *non-conforming* extensions, that use any standard or reserved encoding. Instruction-set extensions are generally shared but may provide slightly different functionality depending on the base ISA. We have also developed a naming convention for RISC-V base instructions and instruction-set extensions, described in detail in (naming).

To support more general software development, a set of standard extensions are defined to provide integer multiply/divide, atomic operations, and single and double-precision floating-point arithmetic. The base integer ISA is named "I" (prefixed by RV32 or RV64 depending on integer register width), and contains integer computational instructions, integer loads, integer stores, and control-flow instructions. The standard integer multiplication and division extension is named "M", and adds instructions to multiply and divide values held in the integer registers. The standard atomic instruction extension, denoted by "A", adds instructions that atomically read, modify, and write memory for inter-processor synchronization. The standard single-precision floating-point extension, denoted by "F", adds floating-point registers, single-precision computational instructions, and single-precision loads and stores. The standard double-precision computational instructions, loads, and stores. The standard "C" compressed instruction extension provides narrower 16-bit forms of common instructions.

Beyond the base integer ISA and these standard extensions, we believe it is rare that a new instruction will provide a significant benefit for all applications, although it may be very beneficial for a certain domain. As energy efficiency concerns are forcing greater specialization, we believe it is important to simplify the required portion of an ISA specification. Whereas other architectures usually treat their ISA as a single entity, which changes to a new version as instructions are added over time, RISC-V will endeavor to keep the base and each standard extension constant over time, and instead layer new instructions as further optional extensions. For example, the base integer ISAs will continue as fully supported standalone ISAs, regardless of any subsequent extensions.

#### 1.4. Memory

A RISC-V hart has a single byte-addressable address space of  $2^{\text{XLEN}}$  bytes for all memory accesses. A word of memory is defined as 32 bits (4 bytes). Correspondingly, a halfword is 16 bits (2 bytes), a doubleword is 64 bits (8 bytes), and a quadword is 128 bits (16 bytes). The memory address space is circular, so that the byte at address  $2^{\text{XLEN}} - 1$  is adjacent to the byte at address zero. Accordingly, memory address computations done by the hardware ignore overflow and instead wrap around modulo  $2^{\text{XLEN}}$ .

The execution environment determines the mapping of hardware resources into a hart's address space. Different address ranges of a hart's address space may (1) contain *main memory*, or (2) contain one or more *I/O devices*. Reads and writes of *I/O* devices may have visible side effects, but accesses to main memory cannot. Vacant address ranges are not a separate category but can be represented as either main memory or *I/O* regions that are not accessible. Although it is possible for the execution environment to call everything in a hart's address space an *I/O* device, it is usually expected that some portion will be specified as main memory.

When a RISC-V platform has multiple harts, the address spaces of any two harts may be entirely the same, or entirely different, or may be partly different but sharing some subset of resources, mapped into the same or different address ranges.



For a purely "bare metal" environment, all harts may see an identical address space, accessed entirely by physical addresses. However, when the execution environment includes an operating system employing address translation, it is common for each hart to be given a virtual address space that is largely or entirely its own.

Executing each RISC-V machine instruction entails one or more memory accesses, subdivided into *implicit* and *explicit* accesses. For each instruction executed, an *implicit* memory read (instruction fetch) is done to obtain the encoded instruction to execute. Many RISC-V instructions perform no further memory accesses beyond instruction fetch. Specific load and store instructions perform an *explicit* read or write of memory at an address determined by the instruction. The execution environment may dictate that instruction execution performs other *implicit* memory accesses (such as to implement address translation) beyond those documented for the unprivileged ISA.

The execution environment determines what portions of the address space are accessible for each kind of memory access. For example, the set of locations that can be implicitly read for instruction fetch may or may not have any overlap with the set of locations that can be explicitly read by a load instruction; and the set of locations that can be explicitly written by a store instruction may be only a subset of locations that can be read. Ordinarily, if an instruction attempts to access memory at an inaccessible address, an exception is raised for the instruction.

Except when specified otherwise, implicit reads that do not raise an exception and that have no side effects may occur arbitrarily early and speculatively, even before the machine could possibly prove that the read will be needed. For instance, a valid implementation could attempt to read all of main memory at the earliest opportunity, cache as many fetchable (executable) bytes as possible for later instruction fetches, and avoid reading main memory for instruction fetches ever again. To ensure that certain implicit reads are ordered only after writes to the same memory locations, software must execute specific fence or cachecontrol instructions defined for this purpose (such as the FENCE.I instruction defined in (zifencei)).

The memory accesses (implicit or explicit) made by a hart may appear to occur in a different order as perceived by another hart or by any other agent that can access the same memory. This perceived reordering of memory accesses is always constrained, however, by the applicable memory consistency model. The default memory consistency model for RISC-V is the RISC-V Weak Memory Ordering (RVWMO), defined in (memorymodel) and in appendices. Optionally, an implementation may adopt the stronger model of Total Store Ordering, as defined in (ztso). The execution environment may also add constraints that further limit the perceived reordering of memory accesses. Since the RVWMO model is the weakest model allowed for any RISC-V implementation, software written for this model is compatible with the actual memory consistency rules of all RISC-V implementations. As with implicit reads, software must execute fence or cache-control instructions to ensure specific ordering of memory accesses beyond the requirements of the assumed memory consistency model and execution environment.

# 1.5. Base Instruction-Length Encoding

The base RISC-V ISA has fixed-length 32-bit instructions that must be naturally aligned on 32-bit boundaries. However, the standard RISC-V encoding scheme is designed to support ISA extensions with variable-length instructions, where each instruction can be any number of 16-bit instruction *parcels* in length and parcels are naturally aligned on 16-bit boundaries. The standard compressed ISA extension described in (compressed) reduces code size by providing compressed 16-bit instructions and relaxes the alignment constraints to allow all instructions (16 bit and 32 bit) to be aligned on any 16-bit boundary to improve code density.

We use the term IALIGN (measured in bits) to refer to the instruction-address alignment constraint the implementation enforces. IALIGN is 32 bits in the base ISA, but some ISA extensions, including the

compressed ISA extension, relax IALIGN to 16 bits. IALIGN may not take on any value other than 16 or 32.

We use the term ILEN (measured in bits) to refer to the maximum instruction length supported by an implementation, and which is always a multiple of IALIGN. For implementations supporting only a base instruction set, ILEN is 32 bits. Implementations supporting longer instructions have larger values of ILEN.

All the 32-bit instructions in the base ISA have their lowest two bits set to **11**. The optional compressed 16-bit instruction-set extensions have their lowest two bits equal to **00**, **01**, or **10**.

Given the code size and energy savings of a compressed format, we wanted to build in support for a compressed format to the ISA encoding scheme rather than adding this as an afterthought, but to allow simpler implementations we didn't want to make the compressed format mandatory. We also wanted to optionally allow longer instructions to support experimentation and larger instruction-set extensions. Although our encoding convention required a tighter encoding of the core RISC-V ISA, this has several beneficial effects.

**a** 

An implementation of the standard IMAFD ISA need only hold the most-significant 30 bits in instruction caches (a 6.25% saving). On instruction cache refills, any instructions encountered with either low bit clear should be recoded into illegal 30-bit instructions before storing in the cache to preserve illegal-instruction exception behavior.

Perhaps more importantly, by condensing our base ISA into a subset of the 32-bit instruction word, we leave more space available for non-standard and custom extensions. In particular, the base RV32I ISA uses less than 1/8 of the encoding space in the 32-bit instruction word. An implementation that does not require support for the standard compressed instruction extension can map 3 additional non-conforming 30-bit instruction spaces into the 32-bit fixed-width format, while preserving support for standard  $\geq$ 32-bit instruction-set extensions.

Encodings with bits [15:0] all zeros are defined as illegal instructions. These instructions are considered to be of minimal length: 16 bits if any 16-bit instruction-set extension is present, otherwise 32 bits. The encoding with bits [ILEN-1:0] all ones is also illegal; this instruction is considered to be ILEN bits long.

We consider it a feature that any length of instruction containing all zero bits is not legal, as this quickly traps erroneous jumps into zeroed memory regions. Similarly, we also reserve the instruction encoding containing all ones to be an illegal instruction, to catch the other common pattern observed with unprogrammed non-volatile memory devices, disconnected memory buses, or broken memory devices.



Software can rely on a naturally aligned 32-bit word containing zero to act as an illegal instruction on all RISC-V implementations, to be used by software where an illegal instruction is explicitly desired. Defining a corresponding known illegal value for all ones is more difficult due to the variable-length encoding. Software cannot generally use the illegal value of ILEN bits of all 1s, as software might not know ILEN for the eventual target machine (e.g., if software is compiled into a standard binary library used by many different machines). Defining a 32-bit word of all ones as illegal was also considered, as all machines must support a 32-bit instruction size, but this requires the instruction-fetch unit on machines with ILEN >32 report an illegal-instruction exception rather than an access-fault exception when such an instruction borders a protection boundary, complicating variable-instruction-length fetch and decode.

RISC-V base ISAs have either little-endian or big-endian memory systems, with the privileged architecture further defining bi-endian operation. Instructions are stored in memory as a sequence of 16-bit little-endian parcels, regardless of memory system endianness. Parcels forming one instruction are stored at increasing halfword addresses, with the lowest-addressed parcel holding the lowest-numbered bits in the instruction specification.

We originally chose little-endian byte ordering for the RISC-V memory system because little-endian systems are currently dominant commercially (all x86 systems; iOS, Android, and Windows for ARM). A minor point is that we have also found little-endian memory systems to be more natural for hardware designers. However, certain application areas, such as IP networking, operate on big-endian data structures, and certain legacy code bases have been built assuming big-endian processors, so we have defined big-endian and bi-endian variants of RISC-V.

We have to fix the order in which instruction parcels are stored in memory, independent of memory system endianness, to ensure that the length-encoding bits always appear first in halfword address order. This allows the length of a variable-length instruction to be quickly determined by an instruction-fetch unit by examining only the first few bits of the first 16-bit instruction parcel.



We further make the instruction parcels themselves little-endian to decouple the instruction encoding from the memory system endianness altogether. This design benefits both software tooling and bi-endian hardware. Otherwise, for instance, a RISC-V assembler or disassembler would always need to know the intended active endianness, despite that in bi-endian systems, the endianness mode might change dynamically during execution. In contrast, by giving instructions a fixed endianness, it is sometimes possible for carefully written software to be endianness-agnostic even in binary form, much like position-independent code.

The choice to have instructions be only little-endian does have consequences, however, for RISC-V software that encodes or decodes machine instructions. Big-endian JIT compilers, for example, must swap the byte order when storing to instruction memory.

Once we had decided to fix on a little-endian instruction encoding, this naturally led to placing the length-encoding bits in the LSB positions of the instruction format to avoid breaking up opcode fields.

# 1.6. Exceptions, Traps, and Interrupts

We use the term *exception* to refer to an unusual condition occurring at run time associated with an instruction in the current RISC-V hart. We use the term *interrupt* to refer to an external asynchronous event that may cause a RISC-V hart to experience an unexpected transfer of control. We use the term *trap* to refer to the transfer of control to a trap handler caused by either an exception or an interrupt.

The instruction descriptions in following chapters describe conditions that can raise an exception during execution. The general behavior of most RISC-V EEIs is that a trap to some handler occurs when an exception is signaled on an instruction (except for floating-point exceptions, which, in the standard floating-point extensions, do not cause traps). The manner in which interrupts are generated, routed to, and enabled by a hart depends on the EEI.



Our use of "exception" and "trap" is compatible with that in the IEEE-754 floating-point standard.

How traps are handled and made visible to software running on the hart depends on the enclosing execution environment. From the perspective of software running inside an execution environment, traps encountered by a hart at runtime can have four different effects:

#### Contained Trap

The trap is visible to, and handled by, software running inside the execution environment. For example, in an EEI providing both supervisor and user mode on harts, an ECALL by a user-mode hart will generally result in a transfer of control to a supervisor-mode handler running on the same hart.

Similarly, in the same environment, when a hart is interrupted, an interrupt handler will be run in supervisor mode on the hart.

#### Requested Trap

The trap is a synchronous exception that is an explicit call to the execution environment requesting an action on behalf of software inside the execution environment. An example is a system call. In this case, execution may or may not resume on the hart after the requested action is taken by the execution environment. For example, a system call could remove the hart or cause an orderly termination of the entire execution environment.

#### Invisible Trap

The trap is handled transparently by the execution environment and execution resumes normally after the trap is handled. Examples include emulating missing instructions, handling non-resident page faults in a demand-paged virtual-memory system, or handling device interrupts for a different job in a multiprogrammed machine. In these cases, the software running inside the execution environment is not aware of the trap (we ignore timing effects in these definitions).

#### Fatal Trap

The trap represents a fatal failure and causes the execution environment to terminate execution. Examples include failing a virtual-memory page-protection check or allowing a watchdog timer to expire. Each EEI should define how execution is terminated and reported to an external environment.

Table 1 shows the characteristics of each kind of trap.

	Table 1. Characteristics of tro			
Contained Requested Invisi				

	Contained	Requested	Invisible	Fatal
Execution terminates	No	No <sup>1</sup>	No	Yes
Software is oblivious	No	No	Yes	Yes <sup>2</sup>
Handled by environment	No	Yes	Yes	Yes

<sup>&</sup>lt;sup>1</sup> Termination may be requested

The EEI defines for each trap whether it is handled precisely, though the recommendation is to maintain preciseness where possible. Contained and requested traps can be observed to be imprecise by software inside the execution environment. Invisible traps, by definition, cannot be observed to be precise or imprecise by software running inside the execution environment. Fatal traps can be observed to be imprecise by software running inside the execution environment, if known-errorful instructions do not cause immediate termination.

Because this document describes unprivileged instructions, traps are rarely mentioned. Architectural means to handle contained traps are defined in the privileged architecture manual, along with other features to support richer EEIs. Unprivileged instructions that are defined solely to cause requested traps are documented here. Invisible traps are, by their nature, out of scope for this document. Instruction encodings that are not defined here and not defined by some other means may cause a fatal trap.

#### 1.7. UNSPECIFIED Behaviors and Values

The architecture fully describes what implementations must do and any constraints on what they may do. In cases where the architecture intentionally does not constrain implementations, the term UNSPECIFIED is explicitly used.

<sup>&</sup>lt;sup>2</sup> Imprecise fatal traps might be observable by software

The term UNSPECIFIED refers to a behavior or value that is intentionally unconstrained. The definition of these behaviors or values is open to extensions, platform standards, or implementations. Extensions, platform standards, or implementation documentation may provide normative content to further constrain cases that the base architecture defines as UNSPECIFIED.

Like the base architecture, extensions should fully describe allowable behavior and values and use the term UNSPECIFIED for cases that are intentionally unconstrained. These cases may be constrained or defined by other extensions, platform standards, or implementations.



# Chapter 2. "V" Standard Extension for Vector Operations, Version 1.0



The base vector extension is intended to provide general support for data-parallel execution within the 32-bit instruction encoding space, with later vector extensions supporting richer functionality for certain domains.

#### 2.1. Introduction

This spec includes the complete set of currently frozen vector instructions. Other instructions that have been considered during development but are not present in this document are not included in the review and ratification process, and may be completely revised or abandoned. Section 2.18 lists the standard vector extensions and which instructions and element widths are supported by each extension.

#### 2.2. Implementation-defined Constant Parameters

Each hart supporting a vector extension defines two parameters:

- 1. The maximum size in bits of a vector element that any operation can produce or consume,  $ELEN \ge 8$ , which must be a power of 2.
- 2. The number of bits in a single vector register,  $VLEN \ge ELEN$ , which must be a power of 2, and must be no greater than  $2^{16}$ .

Standard vector extensions (Section 2.18) and architecture profiles may set further constraints on *ELEN* and *VLEN*.



Future extensions may allow ELEN > VLEN by holding one element using bits from multiple vector registers, but this current proposal does not include this option.



The upper limit on VLEN allows software to know that indices will fit into 16 bits (largest VLMAX of 65,536 occurs for LMUL=8 and SEW=8 with VLEN=65,536). Any future extension beyond 64Kib per vector register will require new configuration instructions such that software using the old configuration instructions does not see greater vector lengths.

The vector extension supports writing binary code that under certain constraints will execute portably on harts with different values for the VLEN parameter, provided the harts support the required element types and instructions.



Code can be written that will expose differences in implementation parameters.



In general, thread contexts with active vector state cannot be migrated during execution between harts that have any difference in VLEN or ELEN parameters.

# 2.3. Vector Extension Programmer's Model

The vector extension adds 32 vector registers, and seven unprivileged CSRs (vstart, vxsat, vxrm, vcsr, vtype, vl, vlenb) to a base scalar RISC-V ISA.

Table 2. New vector CSRs

Address	Privilege	Name	Description
0x008	URW	vstart	Vector start element index

Address	Privilege	Name	Description
0x009	URW	vxsat	Fixed-Point Saturate Flag
OxOOA	URW	vxrm	Fixed-Point Rounding Mode
OxOOF	URW	vcsr	Vector control and status register
0xC20	URO	vl	Vector length
OxC21	URO	vtype	Vector data type register
OxC22	URO	vlenb	VLEN/8 (vector register length in bytes)



The four CSR numbers 0x00B-0x00E are tentatively reserved for future vector CSRs, some of which may be mirrored into vcsr.

#### 2.3.1. Vector Registers

The vector extension adds 32 architectural vector registers, v0-v31 to the base scalar RISC-V ISA.

Each vector register has a fixed VLEN bits of state.

#### 2.3.2. Vector Context Status in mstatus

A vector context status field, VS, is added to mstatus[10:9] and shadowed in sstatus[10:9]. It is defined analogously to the floating-point context status field, FS.

Attempts to execute any vector instruction, or to access the vector CSRs, raise an illegal-instruction exception when mstatus.VS is set to Off.

When mstatus.VS is set to Initial or Clean, executing any instruction that changes vector state, including the vector CSRs, will change mstatus.VS to Dirty. Implementations may also change mstatus.VS from Initial or Clean to Dirty at any time, even when there is no change in vector state.



Accurate setting of mstatus. VS is an optimization. Software will typically use VS to reduce context-swap overhead.

If mstatus.VS is Dirty, mstatus.SD is 1; otherwise, mstatus.SD is set in accordance with existing specifications.

Implementations may have a writable misa.V field. Analogous to the way in which the floating-point unit is handled, the mstatus.VS field may exist even if misa.V is clear.



Allowing mstatus.VS to exist when misa.V is clear, enables vector emulation and simplifies handling of mstatus.VS in systems with writable misa.V.

#### 2.3.3. Vector Context Status in vsstatus

When the hypervisor extension is present, a vector context status field, VS, is added to vsstatus[10:9]. It is defined analogously to the floating-point context status field, FS.

When V=1, both vsstatus.VS and mstatus.VS are in effect: attempts to execute any vector instruction, or to access the vector CSRs, raise an illegal-instruction exception when either field is set to Off.

When V=1 and neither vsstatus.VS nor mstatus.VS is set to Off, executing any instruction that changes vector state, including the vector CSRs, will change both mstatus.VS and vsstatus.VS to Dirty.

Implementations may also change mstatus.VS or vsstatus.VS from Initial or Clean to Dirty at any time, even when there is no change in vector state.

If vsstatus.VS is Dirty, vsstatus.SD is 1; otherwise, vsstatus.SD is set in accordance with existing specifications.

If mstatus.VS is Dirty, mstatus.SD is 1; otherwise, mstatus.SD is set in accordance with existing specifications.

For implementations with a writable misa. V field, the vsstatus. VS field may exist even if misa. V is clear.

#### 2.3.4. Vector Type (vtype) Register

The read-only XLEN-wide vector type CSR, vtype provides the default type used to interpret the contents of the vector register file, and can only be updated by vset{i}vl{i} instructions. The vector type determines the organization of elements in each vector register, and how multiple vector registers are grouped. The vtype register also indicates how masked-off elements and elements past the current vector length in a vector result are handled.



Allowing updates only via the vset{i}vl{i} instructions simplifies maintenance of the vtype register state.

The vtype register has five fields, vill, vma, vta, vsew[2:0], and vlmul[2:0]. Bits vtype[XLEN-2:8] should be written with zero, and non-zero values in this field are reserved.

31 30			8	7 6	5 3	2 0
vill		reserved		vmavta	vsew[2:0] \	/lmul[2:0]



This diagram shows the layout for RV32 systems, whereas in general vill should be at bit XLEN-1.

Table 3. vtype register layout

Bits	Name	Description
XLEN-1	vill	Illegal value if set
XLEN-2:8	О	Reserved if non-zero
7	vma	Vector mask agnostic
6	vta	Vector tail agnostic
5:3	vsew[2:0]	Selected element width (SEW) setting
2:0	vlmul[2:0]	Vector register group multiplier (LMUL) setting



A small implementation supporting ELEN=32 requires only seven bits of state in vtype: two bits for ma and ta, two bits for vsew[1:0] and three bits for vlmul[2:0]. The illegal value represented by vill can be internally encoded using the illegal 64-bit combination in vsew[1:0] without requiring an additional storage bit to hold vill.



Further standard and custom vector extensions may extend these fields to support a greater variety of data types.



The primary motivation for the vtype CSR is to allow the vector instruction set to fit into a 32-bit instruction encoding space. A separate vset{i}vl{i} instruction can be used to set vl and/or vtype fields before execution of a vector instruction, and implementations may choose to fuse these two instructions into a single internal vector microop. In many cases, the vl and

**vtype** values can be reused across multiple instructions, reducing the static and dynamic instruction overhead from the **vset{i}vl{i}** instructions. It is anticipated that a future extended 64-bit instruction encoding would allow these fields to be specified statically in the instruction encoding.

#### 2.3.4.1. Vector Selected Element Width (vsew[2:0])

The value in **vsew** sets the dynamic *selected element width* (SEW). By default, a vector register is viewed as being divided into VLEN/SEW elements.

Table 4. vsew[2:0] (selected element width) encoding

vsew[2:0]			SEW
0	0	0	8
0	0	1	16
0	1	0	32
0	1	1	64
1	X	X	Reserved



While it is anticipated the larger vsew[2:0] encodings (100-111) will be used to encode larger SEW, the encodings are formally reserved at this point.

Table 5. Example VLEN = 128 bits

	·
SEW	Elements per vector register
64	2
32	4
16	8
8	16

The supported element width may vary with LMUL.



The current set of standard vector extensions do not vary supported element width with LMUL. Some future extensions may support larger SEWs only when bits from multiple vector registers are combined using LMUL. In this case, software that relies on large SEW should attempt to use the largest LMUL, and hence the fewest vector register groups, to increase the number of implementations on which the code will run. The vill bit in vtype should be checked after setting vtype to see if the configuration is supported, and an alternate code path should be provided if it is not. Alternatively, a profile can mandate the minimum SEW at each LMUL setting.

#### 2.3.4.2. Vector Register Grouping (vlmul[2:0])

Multiple vector registers can be grouped together, so that a single vector instruction can operate on multiple vector registers. The term *vector register group* is used herein to refer to one or more vector registers used as a single operand to a vector instruction. Vector register groups can be used to provide greater execution efficiency for longer application vectors, but the main reason for their inclusion is to allow double-width or larger elements to be operated on with the same vector length as single-width elements. The vector length multiplier, *LMUL*, when greater than 1, represents the default number of vector registers that are combined to form a vector register group. Implementations must support LMUL integer values of 1, 2, 4, and 8.



The vector architecture includes instructions that take multiple source and destination vector operands with different element widths, but the same number of elements. The effective LMUL (EMUL) of each vector operand is determined by the number of registers required to hold the elements. For example, for a widening add operation, such as add 32-bit values to produce 64-bit results, a double-width result requires twice the LMUL of the single-width inputs.

LMUL can also be a fractional value, reducing the number of bits used in a single vector register. Fractional LMUL is used to increase the number of effective usable vector register groups when operating on mixed-width values.



With only integer LMUL values, a loop operating on a range of sizes would have to allocate at least one whole vector register (LMUL=1) for the narrowest data type and then would consume multiple vector registers (LMUL>1) to form a vector register group for each wider vector operand. This can limit the number of vector register groups available. With fractional LMUL, the widest values need occupy only a single vector register while narrower values can occupy a fraction of a single vector register, allowing all 32 architectural vector register names to be used for different values in a vector loop even when handling mixed-width values. Fractional LMUL implies portions of vector registers are unused, but in some cases, having more shorter register-resident vectors improves efficiency relative to fewer longer register-resident vectors.

Implementations must provide fractional LMUL settings that allow the narrowest supported type to occupy a fraction of a vector register corresponding to the ratio of the narrowest supported type's width to that of the largest supported type's width. In general, the requirement is to support LMUL  $\geq$  SEW<sub>MIN</sub>/ELEN, where SEW<sub>MIN</sub> is the narrowest supported SEW value and ELEN is the widest supported SEW value. In the standard extensions, SEW<sub>MIN</sub>=8. For standard vector extensions with ELEN=32, fractional LMULs of 1/2 and 1/4 must be supported. For standard vector extensions with ELEN=64, fractional LMULs of 1/2, 1/4, and 1/8 must be supported.



When LMUL <  $SEW_{MIN}/ELEN$ , there is no guarantee an implementation would have enough bits in the fractional vector register to store at least one element, as VLEN=ELEN is a valid implementation choice. For example, with VLEN=ELEN=32, and  $SEW_{MIN}=8$ , an LMUL of 1/8 would only provide four bits of storage in a vector register.

For a given supported fractional LMUL setting, implementations must support SEW settings between  $SEW_{MIN}$  and LMUL \* ELEN, inclusive.

The use of vtype encodings with LMUL <  $SEW_{MIN}/ELEN$  is reserved, but implementations can set vill if they do not support these configurations.



Requiring all implementations to set **vill** in this case would prohibit future use of this case in an extension, so to allow for a future definition of LMUL<SEW $_{MIN}/$ ELEN behavior, we consider the use of this case to be reserved.



It is recommended that assemblers provide a warning (not an error) if a vsetvli instruction attempts to write an LMUL < SEW<sub>MIN</sub>/ELEN.

LMUL is set by the signed vlmul field in vtype (i.e., LMUL =  $2^{vlmul[2:0]}$ ).

The derived value VLMAX = LMUL\*VLEN/SEW represents the maximum number of elements that can be operated on with a single vector instruction given the current SEW and LMUL settings as shown in the table below.

vlm	ıul[2	:0]	LMUL	#groups	VLMAX	Registers grouped with register n
1	О	О	-	-	-	reserved

vln	rlmul[2:0] LMUL #group				VLMAX	Registers grouped with register <i>n</i>
1	О	1	1/8	32	VLEN/SEW/8	v n (single register in group)
1	1	0	1/4	32	VLEN/SEW/4	v n (single register in group)
1	1	1	1/2	32	VLEN/SEW/2	v n (single register in group)
О	О	О	1	32	VLEN/SEW	v n (single register in group)
О	О	1	2	16	2*VLEN/SEW	<b>v</b> <i>n</i> , <b>v</b> <i>n</i> +1
О	1	0	4	8	4*VLEN/SEW	<b>v</b> n,, <b>v</b> n+3
О	1	1	8	4	8*VLEN/SEW	<b>v</b> n,, <b>v</b> n+7

When LMUL=2, the vector register group contains vector register  $\mathbf{v}$  n and vector register  $\mathbf{v}$  n+1, providing twice the vector length in bits. Instructions specifying an LMUL=2 vector register group with an odd-numbered vector register are reserved.

When LMUL=4, the vector register group contains four vector registers, and instructions specifying an LMUL=4 vector register group using vector register numbers that are not multiples of four are reserved.

When LMUL=8, the vector register group contains eight vector registers, and instructions specifying an LMUL=8 vector register group using register numbers that are not multiples of eight are reserved.

Mask registers are always contained in a single vector register, regardless of LMUL.

#### 2.3.4.3. Vector Tail Agnostic and Vector Mask Agnostic vta and vma

These two bits modify the behavior of destination tail elements and destination inactive masked-off elements respectively during the execution of vector instructions. The tail and inactive sets contain element positions that are not receiving new results during a vector operation, as defined in Section 2.5.4.

All systems must support all four options:

vta	vma	Tail Elements	Inactive Elements
0	О	undisturbed	undisturbed
0	1	undisturbed	agnostic
1	0	agnostic	undisturbed
1	1	agnostic	agnostic

Mask destination tail elements are always treated as tail-agnostic, regardless of the setting of vta.

When a set is marked undisturbed, the corresponding set of destination elements in a vector register group retain the value they previously held.

When a set is marked agnostic, the corresponding set of destination elements in any vector destination operand can either retain the value they previously held, or are overwritten with 1s. Within a single vector instruction, each destination element can be either left undisturbed or overwritten with 1s, in any combination, and the pattern of undisturbed or overwritten with 1s is not required to be deterministic when the instruction is executed with the same inputs.



The agnostic policy was added to accommodate machines with vector register renaming. With an undisturbed policy, all elements would have to be read from the old physical destination vector register to be copied into the new physical destination vector register. This causes an inefficiency when these inactive or tail values are not required for subsequent calculations.



The value of all 1s instead of all 0s was chosen for the overwrite value to discourage software developers from depending on the value written.



A simple in-order implementation can ignore the settings and simply execute all vector instructions using the undisturbed policy. The vta and vma state bits must still be provided in vtype for compatibility and to support thread migration.



An out-of-order implementation can choose to implement tail-agnostic + mask-agnostic using tail-agnostic + mask-undisturbed to reduce implementation complexity.



The definition of agnostic result policy is left loose to accommodate migrating application threads between harts on a small in-order core (which probably leaves agnostic regions undisturbed) and harts on a larger out-of-order core with register renaming (which probably overwrites agnostic elements with 1s). As it might be necessary to restart in the middle, we allow arbitrary mixing of agnostic policies within a single vector instruction. This allowed mixing of policies also enables implementations that might change policies for different granules of a vector register, for example, using undisturbed within a granule that is actively operated on but renaming to all 1s for granules in the tail.

In addition, except for mask load instructions, any element in the tail of a mask result can also be written with the value the mask-producing operation would have calculated with vl=VLMAX. Furthermore, for mask-logical instructions and vmsbf.m, vmsof.m mask-manipulation instructions, any element in the tail of the result can be written with the value the mask-producing operation would have calculated with vl=VLEN, SEW=8, and LMUL=8 (i.e., all bits of the mask register can be overwritten).



Mask tails are always treated as agnostic to reduce complexity of managing mask data, which can be written at bit granularity. There appears to be little software need to support tail-undisturbed for mask register values. Allowing mask-generating instructions to write back the result of the instruction avoids the need for logic to mask out the tail, except mask loads cannot write memory values to destination mask tails as this would imply accessing memory past software intent.

The assembly syntax adds two mandatory flags to the **vsetvli** instruction:

```
ta # Tail agnostic
tu # Tail undisturbed
ma # Mask agnostic
mu # Mask undisturbed

vsetvli t0, a0, e32, m4, ta, ma # Tail agnostic, mask agnostic
vsetvli t0, a0, e32, m4, tu, ma # Tail undisturbed, mask agnostic
vsetvli t0, a0, e32, m4, ta, mu # Tail agnostic, mask undisturbed
vsetvli t0, a0, e32, m4, tu, mu # Tail undisturbed, mask undisturbed
```



Prior to v0.9, when these flags were not specified on a vsetvli, they defaulted to mask-undisturbed/tail-undisturbed. The use of vsetvli without these flags is deprecated, however, and specifying a flag setting is now mandatory. The default should perhaps be tail-agnostic/mask-agnostic, so software has to specify when it cares about the non-participating elements, but given the historical meaning of the instruction prior to introduction of these flags, it was decided to always require them in future assembly code.

#### 2.3.4.4. Vector Type Illegal (vill)

The vill bit is used to encode that a previous vset{i}vl{i} instruction attempted to write an unsupported value to vtype.



The vill bit is held in bit XLEN-1 of the CSR to support checking for illegal values with a branch on the sign bit.

If the **vill** bit is set, then any attempt to execute a vector instruction that depends upon **vtype** will raise an illegal-instruction exception.



vset{i}vl{i} and whole register loads and stores do not depend upon vtype.

When the vill bit is set, the other XLEN-1 bits in vtype shall be zero.

#### 2.3.5. Vector Length (v1) Register

The XLEN-bit-wide read-only vl CSR can only be updated by the vset{i}vl{i} instructions, and the fault-only-first vector load instruction variants.

The vl register holds an unsigned integer specifying the number of elements to be updated with results from a vector instruction, as further detailed in Section 2.5.4.



The number of bits implemented in vl depends on the implementation's maximum vector length of the smallest supported type. The smallest vector implementation with VLEN=32 and supporting SEW=8 would need at least six bits in vl to hold the values O-32 (VLEN=32, with LMUL=8 and SEW=8, yields VLMAX=32).

#### 2.3.6. Vector Byte Length (vlenb) Register

The XLEN-bit-wide read-only CSR vlenb holds the value VLEN/8, i.e., the vector register length in bytes.



The value in vlenb is a design-time constant in any implementation.



Without this CSR, several instructions are needed to calculate VLEN in bytes, and the code has to disturb current vl and vtype settings which require them to be saved and restored.

#### 2.3.7. Vector Start Index (vstart) Register

The *XLEN*-bit-wide read-write **vstart** CSR specifies the index of the first element to be executed by a vector instruction, as described in Section 2.5.4.

Normally, vstart is only written by hardware on a trap on a vector instruction, with the vstart value representing the element on which the trap was taken (either a synchronous exception or an asynchronous interrupt), and at which execution should resume after a resumable trap is handled.

All vector instructions are defined to begin execution with the element number given in the vstart CSR, leaving earlier elements in the destination vector undisturbed, and to reset the vstart CSR to zero at the end of execution.



All vector instructions, including vset{i}vl{i}, reset the vstart CSR to zero.

vstart is not modified by vector instructions that raise illegal-instruction exceptions.

The vstart CSR is defined to have only enough writable bits to hold the largest element index (one less than the maximum VLMAX).



The maximum vector length is obtained with the largest LMUL setting (8) and the smallest SEW setting (8), so  $VLMAX_max = 8*VLEN/8 = VLEN$ . For example, for VLEN=256, vstart would have 8 bits to represent indices from 0 through 255.

The use of vstart values greater than the largest element index for the current vtype setting is reserved.



It is recommended that implementations trap if **vstart** is out of bounds. It is not required to trap, as a possible future use of upper **vstart** bits is to store imprecise trap information.

The vstart CSR is writable by unprivileged code, but non-zero vstart values may cause vector instructions to run substantially slower on some implementations, so vstart should not be used by application programmers. A few vector instructions cannot be executed with a non-zero vstart value and will raise an illegal-instruction exception as defined below.



Making vstart visible to unprivileged code supports user-level threading libraries.

Implementations are permitted to raise illegal-instruction exceptions when attempting to execute a vector instruction with a value of **vstart** that the implementation can never produce when executing that same instruction with the same **vtype** setting.



For example, some implementations will never take interrupts during execution of a vector arithmetic instruction, instead waiting until the instruction completes to take the interrupt. Such implementations are permitted to raise an illegal-instruction exception when attempting to execute a vector arithmetic instruction when vstart is nonzero.



When migrating a software thread between two harts with different microarchitectures, the vstart value might not be supported by the new hart microarchitecture. The runtime on the receiving hart might then have to emulate instruction execution up to the next supported vstart element position. Alternatively, migration events can be constrained to only occur at mutually supported vstart locations.

#### 2.3.8. Vector Fixed-Point Rounding Mode (vxrm) Register

The vector fixed-point rounding-mode register holds a two-bit read-write rounding-mode field in the least-significant bits (vxrm[1:0]). The upper bits, vxrm[XLEN-1:2], should be written as zeros.

The vector fixed-point rounding-mode is given a separate CSR address to allow independent access, but is also reflected as a field in vcsr.



A new rounding mode can be set while saving the original rounding mode using a single csrwi instruction.

The fixed-point rounding algorithm is specified as follows. Suppose the pre-rounding result is v, and d bits of that result are to be rounded off. Then the rounded result is (v >> d) + r, where r depends on the rounding mode as specified in the following table.

Table 6. vxrm encoding

vxrm	[1:0]	Abbreviation	Rounding Mode	Rounding increment, r						
0	О	rnu	round-to-nearest-up (add +0.5 LSB)	v[d-1]						
0	1	rne	round-to-nearest-even	v[d-1] & (v[d-2:0] \( \pi \)   v[d])						
1	О	rdn	round-down	0						
1	1	rod	round-to-odd (OR bits into LSB, aka "jam")	!v[d] & v[d-1:0]≠0						

The rounding functions:

```
roundoff_unsigned(v, d) = (unsigned(v) >> d) + r
roundoff_signed(v, d) = (signed(v) >> d) + r
```

are used to represent this operation in the instruction descriptions below.

#### 2.3.9. Vector Fixed-Point Saturation Flag (vxsat)

The vxsat CSR has a single read-write least-significant bit (vxsat[0]) that indicates if a fixed-point instruction has had to saturate an output value to fit into a destination format. Bits vxsat[XLEN-1:1] should be written as zeros.

The vxsat bit is mirrored in vcsr.

#### 2.3.10. Vector Control and Status (vcsr) Register

The vxrm and vxsat separate CSRs can also be accessed via fields in the XLEN-bit-wide vector control and status CSR, vcsr.

Table 7. vcsr layout

Bits	Name	Description
XLEN-1:3		Reserved
2:1	vxrm[1:0]	Fixed-point rounding mode
0	vxsat	Fixed-point accrued saturation flag

#### 2.3.11. State of Vector Extension at Reset

The vector extension must have a consistent state at reset. In particular, vtype and vl must have values that can be read and then restored with a single vsetvl instruction.



It is recommended that at reset, vtype.vill is set, the remaining bits in vtype are zero, and vl is set to zero.

The vstart, vxrm, vxsat CSRs can have arbitrary values at reset.



Most uses of the vector unit will require an initial vset{i}vl{i}, which will reset vstart. The vxrm and vxsat fields should be reset explicitly in software before use.

The vector registers can have arbitrary values at reset.

# 2.4. Mapping of Vector Elements to Vector Register State

The following diagrams illustrate how different width elements are packed into the bytes of a vector register depending on the current SEW and LMUL settings, as well as implementation VLEN. Elements are packed into each vector register with the least-significant byte in the lowest-numbered bits.

The mapping was chosen to provide the simplest and most portable model for software, but might appear to incur large wiring cost for wider vector datapaths on certain operations. The vector instruction set was

expressly designed to support implementations that internally rearrange vector data for different SEW to reduce datapath wiring costs, while externally preserving the simple software model.



For example, microarchitectures can track the EEW with which a vector register was written, and then insert additional scrambling operations to rearrange data if the register is accessed with a different EEW.

#### 2.4.1. Mapping for LMUL = 1

When LMUL=1, elements are simply packed in order from the least-significant to most-significant bits of the vector register.



Byte

To increase readability, vector register layouts are drawn with bytes ordered from right to left with increasing byte address. Bits within an element are numbered in a little-endian format with increasing bit index from right to left corresponding to increasing magnitude.

1F1E1D1C1B1A19181716151413121110 F E D C B A 9 8 7 6 5 4 3 2 1 0

#### LMUL=1 examples.

The element index is given in hexadecimal and is shown placed at the least-significant byte of the stored element.

VLEN=32b																
Byte	3	3 2	2 2	1 (	9											
SEW=8b SEW=16b SEW=32b	3		2 <i>1</i> 1	(	9 9 9											
VLEN=64b																
Byte	7	6	5	4	3	2	1	0								
SEW=8b SEW=16b SEW=32b SEW=64b	7	6	5	4 2 1	3	2	1	0 0 0 0								
VLEN=128b																
Byte	F	Ε	D	С	В	Α	9	8	7	6	5	4	3	2	1	0
SEW=8b SEW=16b SEW=32b SEW=64b	F	E 7	D	C 6 3	В	A 5	9	8 4 2 1	7	6	5	4 2 1	3	2	1	0 0 0
VLEN=256b																

SEW=8b	1F1E10	)1C1E	31A19	71817	71615	51413	31213	110 F	ΕI	D C	В	A 9	8 '	7 6	5 5	4	3	2 1	0
SEW=16b	F	Ε	D	С	В	Α	9	8	7	6		5	4	3	3	2		1	0
SEW=32b		7		6		5		4		3			2			1			0
SEW=64b				3				2					1						0

#### 2.4.2. Mapping for LMUL < 1

When LMUL < 1, only the first LMUL\*VLEN/SEW elements in the vector register are used. The remaining space in the vector register is treated as part of the tail, and hence must obey the vta setting.

#### 2.4.3. Mapping for LMUL > 1

When vector registers are grouped, the elements of the vector register group are packed contiguously in element order beginning with the lowest-numbered vector register and moving to the next-highest-numbered vector register in the group once each vector register is filled.

```
LMUL > 1 examples
VLEN=32b, SEW=8b, LMUL=2
Byte
             3 2 1 0
v2*n
            3 2 1 0
v2*n+1
           7 6 5 4
VLEN=32b, SEW=16b, LMUL=2
Byte
             3 2 1 0
v2*n
               1
                  0
v2*n+1
VLEN=32b, SEW=16b, LMUL=4
Byte
             3 2 1 0
v4*n
               1
                  0
v4*n+1
              3
                  2
v4*n+2
                   4
v4*n+3
VLEN=32b, SEW=32b, LMUL=4
```

Pv+o	7 0 4	0				
Byte	3 2 1					
v4*n		0				
v4*n+1		1				
v4*n+2		2				
v4*n+3		3				
VLEN=64b,	SEW=32b,	LMUL=2				
Byte	7 6 5	4 3 2 1	. 0			
v2*n		1	0			
v2*n+1		3	2			
VLEN=64b,	SEW=32b,	LMUL=4				
Byte	7 6 5	4 3 2 1	. 0			
v4*n		1	0			
v4*n+1		3	2			
v4*n+2		5	4			
v4*n+3		7	6			
VLEN=128b	, SEW=32b	, LMUL=2	!			
Byte	F E D (	C B A 9	8 7 6 5	4 3 2	1 0	
v2*n	;	3	2	1	0	
v2*n+1	•	7	6	5	4	
VLEN=128b	, SEW=32b	, LMUL=4	ı			
Byte	FEI	DCBA	9876	5 4 3	2 1 0	
v4*n		3	2	1	0	
v4*n+1		7	6	5	4	
v4*n+2		В	Α	9	8	
v4*n+3		F	Е	D	С	
_				_	-	

#### 2.4.4. Mapping across Mixed-Width Operations

The vector ISA is designed to support mixed-width operations without requiring additional explicit rearrangement instructions. The recommended software strategy when operating on multiple vectors with different precision values is to modify vtype dynamically to keep SEW/LMUL constant (and hence VLMAX constant).

The following example shows four different packed element widths (8b, 16b, 32b, 64b) in a VLEN=128b implementation. The vector register grouping factor (LMUL) is increased by the relative element size such that each group can hold the same number of vector elements (VLMAX=8 in this example) to simplify strip-mining code.

```
Example VLEN=128b, with SEW/LMUL=16

Byte FEDCBA9876543210
```

vn				7	6	5 4	3 2	1 0	SEW=8b, LMUL=1/2
vn	7	6	5	4	3	2	1	0	SEW=16b, LMUL=1
v2*n		3		2		1		0	SEW=32b, LMUL=2
v2*n+1		7		6		5		4	
v4*n				1				0	SEW=64b, LMUL=4
v4*n+1				3				2	
v4*n+2				5				4	
v4*n+3				7				6	

The following table shows each possible constant SEW/LMUL operating point for loops with mixed-width operations. Each column represents a constant SEW/LMUL operating point. Entries in table are the LMUL values that yield that column's SEW/LMUL value for the data width on that row. In each column, an LMUL setting for a data width indicates that it can be aligned with the other data widths in the same column that also have an LMUL setting, such that all have the same VLMAX.

		SEW/LMUL												
	1	2	4	8	16	32	64							
SEW= 8	8	4	2	1	1/2	1/4	1/8							
SEW= 16		8	4	2	1	1/2	1/4							
SEW= 32			8	4	2	1	1/2							
SEW= 64				8	4	2	1							

Larger LMUL settings can also used to simply increase vector length to reduce instruction fetch and dispatch overheads in cases where fewer vector register groups are needed.

#### 2.4.5. Mask Register Layout

A vector mask occupies only one vector register regardless of SEW and LMUL.


Each element is allocated a single mask bit in a mask vector register. The mask bit for element i is located in bit i of the mask register, independent of SEW or LMUL.

#### 2.5. Vector Instruction Formats

The instructions in the vector extension fit under two existing major opcodes (LOAD-FP and STORE-FP) and one new major opcode (OP-V).

Vector loads and stores are encoded within the scalar floating-point load and store major opcodes (LOAD-FP/STORE-FP). The vector load and store encodings repurpose a portion of the standard scalar floating-point load/store 12-bit immediate field to provide further vector instruction encoding, with bit 25 holding the standard vector mask bit (see Section 2.5.3.1).

Format for Vector Load Instructions under LOAD-FP major opcode



31 29 28 27 26	25 24	1	20	19		15	14		12	11		7	6						0
nf mew mop	vm	rs2			rs1		W	/idtl	h		vd		0	0	0	0	1	1	1
	·	stride	<del>'</del>	ba	ase addres	S				dest	tination of	loac	i	'\	/LS*	str	ided	-	
31 29 28 27 26	25 24	4	20	19		15	14		12	11		7	6						0
nf mew mop					rs1		W				vd						1		1
	a	ddress offse	ets	ba	ase addres	S				dest	tination of	loac	1		LX*	ind	exec	<u> </u>	
Format for Vector St	ore In	structions	unc	der S	STORE-F	P m	ajoı	r op	COC	de									
74 20 20 27 26	25.2	1	20	40		4 5	11	-	12	4.4		7	_						0
31 29 28 27 26 nf mew mop		sumop			rs1					l	vs3	/			0			1	1
inew mop	VIII	Sumop									store data		-					le	_'
31 29 28 27 26	25 2/	1	20	10		15	1/		12	11		7	6						Ω
31 29 28 27 26 nf mew mop		rs2	1	'	 rs1	13	\ \ \	/idtl	<u> </u>	<u>' '</u>	vs3	,	0	1	0	0	1	1	1
	- 1	stride	-	L ba	ase addres	S				<u> </u>	vs3 store data		ــــــــــــــــــــــــــــــــــــــ	<u> </u>	/SS*	str	ided	_	
71 20 20 27 2 <i>4</i>	7F 7																		0
31 29 28 27 26											, , , , , , , , , , , , , , , , , , ,							1	1
nf mew mop	viii a	vs2 ddress offse	<u>-</u>	h.	ase addres			/IU LI	I		store data		0	<u>'</u>	 /SX*	ind	exec	<u>'</u> .	_'
											Store data			·	571	1110	CACC	•	
Formats for Vector A	rithn	netic Instru	ıctic	ns ı	ınder OP	-V r	najo	or o	рсс	ode									
31 26	25 24	1	20	19		15	14		12	11		7	6						0
funct6	vm	vs2	•	'	vs1		0	0	0		vd		1	0	1	0	1	1	1
						1				I				1	0	PIV	V		
31 26	25 24	1	20	19		15	14		12	11		7	6						0
	vm	vs2		<u>'</u>	1 1	1		_			vd / rd		1	0	1	0	1	1	1
		\	_	<u> </u>				₹					l		0	PFV	V		
31 26	25 24	1	20	10		15	14		12	11		7	6						0
	vm	vs2	, 20	19	vs1	13		1			vd / rd	,		, n	1	0	1	1	1
runceo	VIII	1 1 1				ı					Va / Ta					PMV		<u> </u>	
74 26	25.2	4	20	40		4 5	4.4		42	11		7							0
	25 2 <sup>2</sup> vm	<del>1</del> vs2	-20		imm[4:0]	1	0		12	11	vd	7			1	_		1	1
Tuncto	VIII	V5Z		<u> </u>					<u>'</u>		· · · · ·		<u>'</u>			PIV		<u>'</u>	_'_
												_	_						
	25 24		20	19		15	14		12	11		7	6		1				0
funct6	vm	vs2	1		rs1	ı	1	0			vd ' '		1			PIV		1	1
																V	, ,		
	25 24		20	19		15	14	-		11		7	6	,					0
funct6	vm	vs2		L.,	rs1	ı	1	0	1		. vd		1	0			1	1_	1
															O	PFV	۲		
31 26	25 24	1	20	19	<u> </u>	15	14		12	11		7	6						0
funct6	vm	vs2			rs1		1	1	0		vd / rd		1	0			1	1	1
															O	PMν	/X _		_

Formats for Vector Configuration Instructions under OP-V major opcode  $\,$ 



Vector instructions can have scalar or vector source operands and produce scalar or vector results, and most vector instructions can be performed either unconditionally or conditionally under a mask.

Vector loads and stores move bit patterns between vector register elements and memory. Vector arithmetic instructions operate on values held in vector register elements.

#### 2.5.1. Scalar Operands

Scalar operands can be immediates, or taken from the x registers, the f registers, or element 0 of a vector register. Scalar results are written to an x or f register or to element 0 of a vector register. Any vector register can be used to hold a scalar regardless of the current LMUL setting.



Zfinx ("F in X") is a new ISA extension where floating-point instructions take their arguments from the integer register file. The vector extension is also compatible with Zfinx, where the Zfinx vector extension has vector-scalar floating-point instructions taking their scalar argument from the  $\mathbf{x}$  registers.



We considered but did not pursue overlaying the f registers on v registers. The adopted approach reduces vector register pressure, avoids interactions with the standard calling convention, simplifies high-performance scalar floating-point design, and provides compatibility with the Zfinx ISA option. Overlaying f with v would provide the advantage of lowering the number of state bits in some implementations, but complicates high-performance designs and would prevent compatibility with the Zfinx ISA option.

#### 2.5.2. Vector Operands

Each vector operand has an effective element width (EEW) and an effective LMUL (EMUL) that is used to determine the size and location of all the elements within a vector register group. By default, for most operands of most instructions, EEW=SEW and EMUL=LMUL.

Some vector instructions have source and destination vector operands with the same number of elements but different widths, so that EEW and EMUL differ from SEW and LMUL respectively but EEW/EMUL = SEW/LMUL. For example, most widening arithmetic instructions have a source group with EEW=SEW and EMUL=LMUL but have a destination group with EEW=2\*SEW and EMUL=2\*LMUL. Narrowing instructions have a source operand that has EEW=2\*SEW and EMUL=2\*LMUL but with a destination where EEW=SEW and EMUL=LMUL.

Vector operands or results may occupy one or more vector registers depending on EMUL, but are always specified using the lowest-numbered vector register in the group. Using other than the lowest-numbered vector register to specify a vector register group is a reserved encoding.

A vector register cannot be used to provide source operands with more than one EEW for a single

instruction. A mask register source is considered to have EEW=1 for this constraint. An encoding that would result in the same vector register being read with two or more different EEWs, including when the vector register appears at different positions within two or more vector register groups, is reserved.



In practice, there is no software benefit to reading the same register with different EEW in the same instruction, and this constraint reduces complexity for implementations that internally rearrange data dependent on EEW.

A destination vector register group can overlap a source vector register group only if one of the following holds:

- The destination EEW equals the source EEW.
- The destination EEW is smaller than the source EEW, and the lowest-numbered register in the destination vector register group is the same as the the lowest-numbered register in the source vector register group. (For example, when LMUL=1, vnsrl.wi v0, v0, 3 is legal, but a destination of v1 is not).
- The destination EEW is greater than the source EEW, the source EMUL is at least 1, and the highest-numbered register in the destination vector register group is the same as the highest-numbered register in the source vector register group. (For example, when LMUL=8, vzext.vf4 v0, v6 is legal, but a source of v0, v2, or v4 is not).

For the purpose of determining register group overlap constraints, mask elements have EEW=1.



The overlap constraints are designed to support resumable exceptions in machines without register renaming.

Any instruction encoding that violates the overlap constraints is reserved.

When source and destination registers overlap and have different EEW, the instruction is mask- and tail-agnostic, regardless of the setting of the vta and vma bits in vtype.

The largest vector register group used by an instruction can not be greater than 8 vector registers (i.e., EMUL≤8), and if a vector instruction would require greater than 8 vector registers in a group, the instruction encoding is reserved. For example, a widening operation that produces a widened vector register group result when LMUL=8 is reserved as this would imply a result EMUL=16.

Widened scalar values, e.g., input and output to a widening reduction operation, are held in the first element of a vector register and have EMUL=1.

#### 2.5.3. Vector Masking

Masking is supported on many vector instructions. Element operations that are masked off (inactive) never generate exceptions. The destination vector register elements corresponding to masked-off elements are handled with either a mask-undisturbed or mask-agnostic policy depending on the setting of the vma bit in vtype (Section 2.3.4.3).

The mask value used to control execution of a masked vector instruction is always supplied by vector register v0.



Masks are held in vector registers, rather than in a separate mask register file, to reduce total architectural state and to simplify the ISA.



Future vector extensions may provide longer instruction encodings with space for a full mask register specifier.

The destination vector register group for a masked vector instruction cannot overlap the source mask register (v0), unless the destination vector register is being written with a mask value (e.g., compares) or the scalar result of a reduction. These instruction encodings are reserved.



This constraint supports restart with a non-zero vstart value.

Other vector registers can be used to hold working mask values, and mask vector logical operations are provided to perform predicate calculations.

As specified in Section 2.3.4.3, mask destination tail elements are always treated as tail-agnostic, regardless of the setting of vta.

#### 2.5.3.1. Mask Encoding

Where available, masking is encoded in a single-bit vm field in the instruction (inst[25]).

vm	Description
О	vector result, only where v0.mask[i] = 1
1	unmasked

Vector masking is represented in assembler code as another vector operand, with .t indicating that the operation occurs when v0.mask[i] is 1 (t for "true"). If no masking operand is specified, unmasked vector execution (vm=1) is assumed.

```
vop.v* v1, v2, v3, v0.t # enabled where v0.mask[i]=1, vm=0
vop.v* v1, v2, v3 # unmasked vector operation, vm=1
```



Even though the current vector extensions only support one vector mask register  $\mathbf{v0}$  and only the true form of predication, the assembly syntax writes it out in full to be compatible with future extensions that might add a mask register specifier and support both true and complement mask values. The  $.\mathsf{t}$  suffix on the masking operand also helps to visually encode the use of a mask.



The .mask suffix is not part of the assembly syntax. We only append it in contexts where a mask vector is subscripted, e.g., v0.mask[i].

#### 2.5.4. Prestart, Active, Inactive, Body, and Tail Element Definitions

The destination element indices operated on during a vector instruction's execution can be divided into three disjoint subsets.

- The *prestart* elements are those whose element index is less than the initial value in the **vstart** register. The prestart elements do not raise exceptions and do not update the destination vector register.
- The body elements are those whose element index is greater than or equal to the initial value in the vstart register, and less than the current vector length setting in vl. The body can be split into two disjoint subsets:
  - The *active* elements during a vector instruction's execution are the elements within the body and where the current mask is enabled at that element position. The active elements can raise exceptions and update the destination vector register group.
  - The *inactive* elements are the elements within the body but where the current mask is disabled at

that element position. The inactive elements do not raise exceptions and do not update any destination vector register group unless masked agnostic is specified (vtype.vma=1), in which case inactive elements may be overwritten with 1s.

• The *tail* elements during a vector instruction's execution are the elements past the current vector length setting specified in vl. The tail elements do not raise exceptions, and do not update any destination vector register group unless tail agnostic is specified (vtype.vta=1), in which case tail elements may be overwritten with 1s, or with the result of the instruction in the case of mask-producing instructions except for mask loads. When LMUL < 1, the tail includes the elements past VLMAX that are held in the same vector register.

```
for element index x
prestart(x) = (0 <= x < vstart)
body(x) = (vstart <= x < vl)
tail(x) = (vl <= x < max(VLMAX, VLEN/SEW))
mask(x) = unmasked || v0.mask[x] == 1
active(x) = body(x) && mask(x)
inactive(x) = body(x) && !mask(x)</pre>
```

When  $vstart \ge vl$ , there are no body elements, and no elements are updated in any destination vector register group, including that no tail elements are updated with agnostic values.



As a consequence, when vl=0, no elements, including agnostic elements, are updated in the destination vector register group regardless of vstart.

Instructions that write an x register or f register do so even when vstart  $\geq$  vl, including when vl=0.



Some instructions such as vslidedown and vrgather may read indices past vl or even VLMAX in source vector register groups. The general policy is to return the value O when the index is greater than VLMAX in the source vector register group.


# 2.6. Configuration-Setting Instructions (vsetvli/vsetivli/vsetvl)

One of the common approaches to handling a large number of elements is "strip mining" where each iteration of a loop handles some number of elements, and the iterations continue until all elements have been processed. The RISC-V vector specification provides direct, portable support for this approach. The application specifies the total number of elements to be processed (the application vector length or AVL) as a candidate value for vl, and the hardware responds via a general-purpose register with the (frequently smaller) number of elements that the hardware will handle per iteration (stored in vl), based on the microarchitectural implementation and the vtype setting. A straightforward loop structure, shown in Section 2.6.4, depicts the ease with which the code keeps track of the remaining number of elements and the amount per iteration handled by hardware.


A set of instructions is provided to allow rapid configuration of the values in vl and vtype to match application needs. The vset{i}vl{i} instructions set the vtype and vl CSRs based on their arguments, and write the new value of vl into rd.

```
vsetvli rd, rs1, vtypei # rd = new vl, rs1 = AVL, vtypei = new vtype setting
vsetivli rd, uimm, vtypei # rd = new vl, uimm = AVL, vtypei = new vtype
setting
vsetvl rd, rs1, rs2 # rd = new vl, rs1 = AVL, rs2 = new vtype value
```

Formats for Vector Configuration Instructions under OP-V major opcode



#### 2.6.1. vtype encoding



1

This diagram shows the layout for RV32 systems, whereas in general vill should be at bit XLEN-1.

Table 8. vtype register layout

Bits	Name	Description
XLEN-1	vill	Illegal value if set
XLEN-2:8	О	Reserved if non-zero
7	vma	Vector mask agnostic
6	vta	Vector tail agnostic
5:3	vsew[2:0]	Selected element width (SEW) setting
2:0	vlmul[2:0]	Vector register group multiplier (LMUL) setting

The new vtype value is encoded in the immediate fields of vsetvli and vsetivli, and in the rs2 register for vsetvl.

```
Suggested assembler names used for vset{i}vli vtypei immediate
e8
      # SEW=8b
      # SEW=16b
e16
      # SEW=32b
e32
      # SEW=64b
e64
     # LMUL=1/8
mf8
mf4
     # LMUL=1/4
mf2
     # LMUL=1/2
m1
     # LMUL=1
     # LMUL=2
m2
     # LMUL=4
m4
     # LMUL=8
m8
```

# Examples:

```
vsetvli t0, a0, e8, m1, ta, ma  # SEW= 8, LMUL=1

vsetvli t0, a0, e8, m2, ta, ma  # SEW= 8, LMUL=2

vsetvli t0, a0, e32, mf2, ta, ma  # SEW=32, LMUL=1/2
```

The vsetvl variant operates similarly to vsetvli except that it takes a vtype value from rs2 and can be used for context restore.

#### 2.6.1.1. Unsupported vtype Values

If the vtype value is not supported by the implementation, then the vill bit is set in vtype, the remaining bits in vtype are set to zero, and the vl register is also set to zero.



Earlier drafts required a trap when setting vtype to an illegal value. However, this would have added the first data-dependent trap on a CSR write to the ISA. Implementations could choose to trap when illegal values are written to vtype instead of setting vill, to allow emulation to support new configurations for forward-compatibility. The current scheme supports light-weight runtime interrogation of the supported vector unit configurations by checking if vill is clear for a given setting.

A vtype value with vill set is treated as an unsupported configuration.

Implementations must consider all bits of the vtype value to determine if the configuration is supported. An unsupported value in any location within the vtype value must result in vill being set.



In particular, all XLEN bits of the register vtype argument to the vsetvl instruction must be checked. Implementations cannot ignore fields they do not implement. All bits must be checked to ensure that new code assuming unsupported vector features in vtype traps instead of executing incorrectly on an older implementation.

### 2.6.2. AVL encoding

The new vector length setting is based on AVL, which for **vsetvli** and **vsetvl** is encoded in the **rs1** and **rd** fields as follows:

 rd
 rs1
 AVL value
 Effect on vl

 !x0
 Value in x[rs1]
 Normal strip mining

 !x0
 x0
 ~0
 Set vl to VLMAX

 x0
 x0
 Value in vl register
 Keep existing vl (of course, vtype may change)

Table 9. AVL used in vsetvli and vsetvl instructions

When rs1 is not x0, the AVL is an unsigned integer held in the x register specified by rs1, and the new v1 value is also written to the x register specified by rd.

When rs1=x0 but  $rd\neq x0$ , the maximum unsigned integer value (~0) is used as the AVL, and the resulting VLMAX is written to vl and also to the x register specified by rd.

When rs1=x0 and rd=x0, the instructions operate as if the current vector length in vl is used as the AVL, and the resulting value is written to vl, but not to a destination register. This form can only be used when VLMAX and hence vl is not actually changed by the new SEW/LMUL ratio. Use of the instructions with a

new SEW/LMUL ratio that would result in a change of VLMAX is reserved. Use of the instructions is also reserved if vill was 1 beforehand. Implementations may set vill in either case.



This last form of the instructions allows the vtype register to be changed while maintaining the current vl, provided VLMAX is not reduced. This design was chosen to ensure vl would always hold a legal value for current vtype setting. The current vl value can be read from the vl CSR. The vl value could be reduced by these instructions if the new SEW/LMUL ratio causes VLMAX to shrink, and so this case has been reserved as it is not clear this is a generally useful operation, and implementations can otherwise assume vl is not changed by these instructions to optimize their microarchitecture.

For the **vsetivli** instruction, the AVL is encoded as a 5-bit zero-extended immediate (0-31) in the **rs1** field.



The encoding of AVL for vsetivli is the same as for regular CSR immediate values.



The **vsetivli** instruction provides more compact code when the dimensions of vectors are small and known to fit inside the vector registers, in which case there is no strip-mining overhead.

## 2.6.3. Constraints on Setting vl

The vset{i}vl{i} instructions first set VLMAX according to their vtype argument, then set vl obeying the following constraints:

```
1. vl = AVL if AVL ≤ VLMAX
```

2. ceil(AVL / 2)  $\leq$  vl  $\leq$  VLMAX if AVL < (2 \* VLMAX)

```
3. vl = VLMAX if AVL ≥ (2 * VLMAX)
```

- 4. Deterministic on any given implementation for same input AVL and VLMAX values
- 5. These specific properties follow from the prior rules:

```
a. vl = 0 \text{ if } AVL = 0
```

b. vl > 0 if AVL > 0

c. vl ≤ VLMAX

d. vl ≤ AVL

e. a value read from vl when used as the AVL argument to vset{i}vl{i} results in the same value in vl, provided the resultant VLMAX equals the value of VLMAX at the time that vl was read

The vl setting rules are designed to be sufficiently strict to preserve vl behavior across register spills and context swaps for  $AVL \leq VLMAX$ , yet flexible enough to enable implementations to improve vector lane utilization for AVL > VLMAX.



For example, this permits an implementation to set vl = ceil(AVL / 2) for VLMAX < AVL < 2\*VLMAX in order to evenly distribute work over the last two iterations of a strip-mine loop. Requirement 2 ensures that the first strip-mine iteration of reduction loops uses the largest vector length of all iterations, even in the case of AVL < 2\*VLMAX. This allows software to avoid needing to explicitly calculate a running maximum of vector lengths observed during a strip-mined loop. Requirement 2 also allows an implementation to set vl to VLMAX for VLMAX < AVL < 2\*VLMAX

## 2.6.4. Example of strip mining and changes to SEW

The SEW and LMUL settings can be changed dynamically to provide high throughput on mixed-width operations in a single loop.

```
# Example: Load 16-bit values, widen multiply to 32b, shift 32b result
# right by 3, store 32b values.
# On entry:
 a0 holds the total number of elements to process
  al holds the address of the source array
  a2 holds the address of the destination array
loop:
   vsetvli a3, a0, e16, m4, ta, ma # vtype = 16-bit integer vectors;
                                     # also update a3 with vl (# of elements
this iteration)
    vle16.v v4, (a1)
                            # Get 16b vector
    slli t1, a3, 1
                            # Multiply # elements this iteration by 2
bytes/source element
    add a1, a1, t1
                            # Bump pointer
    vwmul.vx v8, v4, x10
                            # Widening multiply into 32b in <v8--v15>
   vsetvli x0, x0, e32, m8, ta, ma # Operate on 32b values
   vsrl.vi v8, v8, 3
   vse32.v v8, (a2)
                            # Store vector of 32b elements
    slli t1, a3, 2
                            # Multiply # elements this iteration by 4
bytes/destination element
    add a2, a2, t1
                            # Bump pointer
    sub a0, a0, a3
                            # Decrement count by vl
    bnez a0, loop
                            # Any more?
```


#### 2.7. Vector Loads and Stores


Vector loads and stores move values between vector registers and memory. Vector loads and stores can be masked, and they only access memory or raise exceptions for active elements. Masked vector loads do not update inactive elements in the destination vector register group, unless masked agnostic is specified (vtype.vma=1). All vector loads and stores may generate and accept a non-zero vstart value.

#### 2.7.1. Vector Load/Store Instruction Encoding


Vector loads and stores are encoded within the scalar floating-point load and store major opcodes (LOAD-FP/STORE-FP). The vector load and store encodings repurpose a portion of the standard scalar floating-point load/store 12-bit immediate field to provide further vector instruction encoding, with bit 25 holding the standard vector mask bit (see Section 2.5.3.1).

Format for Vector Load Instructions under LOAD-FP major opcode





Format for Vector Store Instructions under STORE-FP major opcode



Field	Description
rs1[4:0]	specifies x register holding base address
rs2[4:0]	specifies x register holding stride
vs2[4:0]	specifies v register holding address offsets
vs3[4:0]	specifies v register holding store data
vd[4:0]	specifies v register destination of load
vm	specifies whether vector masking is enabled (O = mask enabled, 1 = mask disabled)
width[2:0]	specifies size of memory elements, and distinguishes from FP scalar
mew	extended memory element width. See Section 2.7.3
mop[1:0]	specifies memory addressing mode
nf[2:0]	specifies the number of fields in each segment, for segment load/stores
lumop[4:0]/sumop[4:0]	are additional fields encoding variants of unit-stride instructions

Vector memory unit-stride and constant-stride operations directly encode EEW of the data to be transferred statically in the instruction to reduce the number of **vtype** changes when accessing memory in a mixed-width routine. Indexed operations use the explicit EEW encoding in the instruction to set the size of the indices used, and use SEW/LMUL to specify the data width.

#### 2.7.2. Vector Load/Store Addressing Modes

The vector extension supports unit-stride, constant-stride, and indexed (scatter/gather) addressing modes. Vector load/store base registers and strides are taken from the GPR  $\mathbf{x}$  registers.

The base effective address for all vector accesses is given by the contents of the x register named in rs1.

Vector unit-stride operations access elements stored contiguously in memory starting from the base effective address.

Vector constant-stride operations access the first memory element at the base effective address, and then access subsequent elements at address increments given by the byte offset contained in the x register specified by rs2.

Vector indexed operations add the contents of each element of the vector offset operand specified by vs2 to the base effective address to give the effective address of each element. The data vector register group has EEW=SEW, EMUL=LMUL, while the offset vector register group has EEW encoded in the instruction and EMUL=(EEW/SEW)\*LMUL.

The vector offset operand is treated as a vector of byte-address offsets.



The indexed operations can also be used to access fields within a vector of objects, where the vs2 vector holds pointers to the base of the objects and the scalar x register holds the offset of the member field in each object. Supporting this case is why the indexed operations were not defined to scale the element indices by the data EEW.

If the vector offset elements are narrower than XLEN, they are zero-extended to XLEN before adding to the base effective address. If the vector offset elements are wider than XLEN, the least-significant XLEN bits are used in the address calculation. If the implementation does not support the EEW of the offset elements, the instruction is reserved.



A profile may place an upper limit on the maximum supported index EEW (e.g., only up to XLEN) smaller than ELEN.

The vector addressing modes are encoded using the 2-bit mop[1:0] field.

# Table 10. encoding for loads

mop [1	:0]	Description	Opcodes
О	О	unit-stride	VLE <eew></eew>
0	1	indexed-unordered	VLUXEI <eew></eew>
1	О	constant-stride	VLSE <eew></eew>
1	1	indexed-ordered	VLOXEI <eew></eew>

Table 11. encoding for stores

mop [1	:0]	Description	Opcodes
О	0	unit-stride	VSE <eew></eew>
О	1	indexed-unordered	VSUXEI <eew></eew>
1	0	constant-stride	VSSE <eew></eew>
1	1	indexed-ordered	VSOXEI <eew></eew>

Vector unit-stride and constant-stride memory accesses do not guarantee ordering between individual element accesses. The vector indexed load and store memory operations have two forms, ordered and unordered. The indexed-ordered variants preserve element ordering on memory accesses.

For unordered instructions (mop[1:0]!=11) there is no guarantee on element access order. If the accesses are to a strongly ordered IO region, the element accesses can be initiated in any order.



To provide ordered vector accesses to a strongly ordered IO region, the ordered indexed instructions should be used.

For implementations with precise vector traps, exceptions on indexed-unordered stores must also be precise.

Additional unit-stride vector addressing modes are encoded using the 5-bit lumop and sumop fields in the unit-stride load and store instruction encodings respectively.

Table 12. lumop

lumop[4:0]					Description
0	О	0	0	0	unit-stride load
0	1	0	0	0	unit-stride, whole register load
0	1	0	1	1	unit-stride, mask load, EEW=8
1	0	0	0	0	unit-stride fault-only-first
X	X	X	X	X	other encodings reserved

Table 13. sumop

sumoj	sumop[4:0]			Description	
О	0	0	0	0	unit-stride store
О	1	0	0	0	unit-stride, whole register store
О	1	0	1	1	unit-stride, mask store, EEW=8
X	X	X	X	X	other encodings reserved

The nf[2:0] field encodes the number of fields in each segment. For regular vector loads and stores, nf=0, indicating that a single value is moved between a vector register group and memory at each element position. Larger values in the nf field are used to access multiple contiguous fields within a segment as described below in Section 2.7.8.

The nf[2:0] field also encodes the number of whole vector registers to transfer for the whole vector register load/store instructions.

## 2.7.3. Vector Load/Store Width Encoding

Vector loads and stores have an EEW encoded directly in the instruction. The corresponding EMUL is calculated as EMUL = (EEW/SEW)\*LMUL. If the EMUL would be out of range (EMUL>8 or EMUL<1/8), the instruction encoding is reserved. The vector register groups must have legal register specifiers for the selected EMUL, otherwise the instruction encoding is reserved.

Vector unit-stride and constant-stride use the EEW/EMUL encoded in the instruction for the data values, while vector indexed loads and stores use the EEW/EMUL encoded in the instruction for the index values and the SEW/LMUL encoded in vtype for the data values.

Vector loads and stores are encoded using width values that are not claimed by the standard scalar floating-point loads and stores.

Implementations must provide vector loads and stores with EEWs corresponding to all supported SEW settings. Vector load/store encodings for unsupported EEW widths are reserved.

Table 14. Width encoding for vector loads and stores.

	me w	widt	h [2:0	]	Mem bits	Data Reg bits	Index bits	Opcodes
Standard scalar FP	X	0	0	1	16	FLEN	-	FLH/FSH
Standard scalar FP	X	0	1	0	32	FLEN	-	FLW/FSW
Standard scalar FP	X	0	1	1	64	FLEN	-	FLD/FSD

	me w	wid	th [2:0	0]	Mem bits	Data Reg bits	Index bits	Opcodes
Standard scalar FP	X	1	0	0	128	FLEN	-	FLQ/FSQ
Vector 8b element	0	0	0	О	8	8	-	VLxE8/VSxE8
Vector 16b element	0	1	О	1	16	16	-	VLxE16/VSxE1
Vector 32b element	0	1	1	О	32	32	-	VLxE32/VSxE3
Vector 64b element	0	1	1	1	64	64	-	VLxE64/VSxE6
Vector 8b index	0	0	О	О	SEW	SEW	8	VLxEI8/VSxEI 8
Vector 16b index	0	1	О	1	SEW	SEW	16	VLxEI16/VSxEI 16
Vector 32b index	0	1	1	О	SEW	SEW	32	VLxEI32/VSxEI 32
Vector 64b index	О	1	1	1	SEW	SEW	64	VLxEI64/VSxEI 64
Reserved	1	X	X	X	-	-	-	

Mem bits is the size of each element accessed in memory.

Data reg bits is the size of each data element accessed in register.

Index bits is the size of each index accessed in register.

The mew bit (inst[28]) when set is expected to be used to encode expanded memory sizes of 128 bits and above, but these encodings are currently reserved.

#### 2.7.4. Vector Unit-Stride Instructions

```
# Vector unit-stride loads and stores
# vd destination, rs1 base address, vm is mask encoding (v0.t or <missing>)
vle8.v
        vd, (rs1), vm #
                           8-bit unit-stride load
vle16.v vd, (rs1), vm # 16-bit unit-stride load
vle32.v vd, (rs1), vm # 32-bit unit-stride load
                           64-bit unit-stride load
vle64.v
         vd, (rs1), vm #
# vs3 store data, rs1 base address, vm is mask encoding (v0.t or <missing>)
vse8.v vs3, (rs1), vm #
                             8-bit unit-stride store
vse16.v vs3, (rs1), vm #
                            16-bit unit-stride store
vse32.v vs3, (rs1), vm #
                            32-bit unit-stride store
vse64.v
         vs3, (rs1), vm #
                            64-bit unit-stride store
```

Additional unit-stride mask load and store instructions are provided to transfer mask values to/from memory. These operate similarly to unmasked byte loads or stores (EEW=8), except that the effective vector length is evl=ceil(vl/8) (i.e. EMUL=1), and the destination register is always written with a tail-agnostic policy.

```
# Vector unit-stride mask load
vlm.v vd, (rs1) # Load byte vector of length ceil(vl/8)

# Vector unit-stride mask store
vsm.v vs3, (rs1) # Store byte vector of length ceil(vl/8)
```

vlm.v and vsm.v are encoded with the same width[2:0]=0 encoding as vle8.v and vse8.v, but are distinguished by different lumop and sumop encodings. Since vlm.v and vsm.v operate as byte loads and stores, vstart is in units of bytes for these instructions.



vlm.v and vsm.v respect the vill field in vtype, as they depend on vtype indirectly through its constraints on vl.



The previous assembler mnemonics vle1.v and vse1.v were confusing as length was handled differently for these instructions versus other element load/store instructions. To avoid software churn, these older assembly mnemonics are being retained as aliases.



The primary motivation to provide mask load and store is to support machines that internally rearrange data to reduce cross-datapath wiring. However, these instructions also provide a convenient mechanism to use packed bit vectors in memory as mask values, and also reduce the cost of mask spill/fill by reducing need to change vl.

#### 2.7.5. Vector Constant-Stride Instructions

```
# Vector constant-stride loads and stores
# vd destination, rs1 base address, rs2 byte constant-stride
vlse8.v
          vd, (rs1), rs2, vm #
                                 8-bit constant-stride load
          vd, (rs1), rs2, vm #
vlse16.v
                                 16-bit constant-stride load
vlse32.v
          vd, (rs1), rs2, vm #
                                 32-bit constant-stride load
vlse64.v
          vd, (rs1), rs2, vm #
                                 64-bit constant-stride load
# vs3 store data, rs1 base address, rs2 byte constant-stride
          vs3, (rs1), rs2, vm #
vsse8.v
                                  8-bit constant-stride store
vsse16.v vs3, (rs1), rs2, vm # 16-bit constant-stride store
vsse32.v
          vs3, (rs1), rs2, vm # 32-bit constant-stride store
                                  64-bit constant-stride store
          vs3, (rs1), rs2, vm #
vsse64.v
```

Negative and zero strides are supported.

Element accesses within a constant-stride instruction are unordered with respect to each other.

When rs2=x0, then an implementation is allowed, but not required, to perform fewer memory operations than the number of active elements, and may perform different numbers of memory operations across different dynamic executions of the same static instruction.



Compilers must be aware to not use the x0 form for rs2 when the immediate stride is 0 if the intent is to require all memory accesses are performed.

When rs2!=x0 and the value of x[rs2]=0, the implementation must perform one memory access for each

active element (but these accesses will not be ordered).



As with other architectural mandates, implementations must appear to perform each memory access. Microarchitectures are free to optimize away accesses that would not be observed by another agent, for example, in idempotent memory regions obeying RVWMO. For non-idempotent memory regions, where by definition each access can be observed by a device, the optimization would not be possible.



When repeating ordered vector accesses to the same memory address are required, then an ordered indexed operation can be used.

#### 2.7.6. Vector Indexed Instructions

```
# Vector indexed loads and stores
# Vector indexed-unordered load instructions
# vd destination, rs1 base address, vs2 byte offsets
            vd, (rs1), vs2, vm # unordered 8-bit indexed load of SEW data
vluxei8.v
vluxei16.v
            vd, (rs1), vs2, vm # unordered 16-bit indexed load of SEW data
vluxei32.v
            vd, (rs1), vs2, vm # unordered 32-bit indexed load of SEW data
vluxei64.v
            vd, (rs1), vs2, vm # unordered 64-bit indexed load of SEW data
# Vector indexed-ordered load instructions
# vd destination, rs1 base address, vs2 byte offsets
vloxei8.v
            vd, (rs1), vs2, vm # ordered 8-bit indexed load of SEW data
vloxei16.v
            vd, (rs1), vs2, vm # ordered 16-bit indexed load of SEW data
vloxei32.v vd, (rs1), vs2, vm # ordered 32-bit indexed load of SEW data
vloxei64.v
            vd, (rs1), vs2, vm # ordered 64-bit indexed load of SEW data
# Vector indexed-unordered store instructions
# vs3 store data, rs1 base address, vs2 byte offsets
vsuxei8.v
           vs3, (rs1), vs2, vm # unordered 8-bit indexed store of SEW data
vsuxei16.v vs3, (rs1), vs2, vm # unordered 16-bit indexed store of SEW data
vsuxei32.v vs3, (rs1), vs2, vm # unordered 32-bit indexed store of SEW data
vsuxei64.v vs3, (rs1), vs2, vm # unordered 64-bit indexed store of SEW data
# Vector indexed-ordered store instructions
# vs3 store data, rs1 base address, vs2 byte offsets
vsoxei8.v
            vs3, (rs1), vs2, vm # ordered 8-bit indexed store of SEW data
            vs3, (rs1), vs2, vm # ordered 16-bit indexed store of SEW data
vsoxei16.v
vsoxei32.v
            vs3, (rs1), vs2, vm # ordered 32-bit indexed store of SEW data
            vs3, (rs1), vs2, vm # ordered 64-bit indexed store of SEW data
vsoxei64.v
```



The assembler syntax for indexed loads and stores uses eix instead of ex to indicate the statically encoded EEW is of the index not the data.



The indexed operations mnemonics have a "U" or "O" to distinguish between unordered and ordered, while the other vector addressing modes have no character. While this is perhaps a little less consistent, this approach minimizes disruption to existing software, as VSXEI previously meant "ordered" - and the opcode can be retained as an alias during transition to

help reduce software churn.

### 2.7.7. Unit-stride Fault-Only-First Loads

The unit-stride fault-only-first load instructions are used to vectorize loops with data-dependent exit conditions ("while" loops). These instructions execute as a regular load except that they will only take a trap caused by a synchronous exception on element O. If element O raises an exception, vl is not modified, and the trap is taken. If an element O raises an exception, the corresponding trap is not taken, and the vector length vl is reduced to the index of the element that would have raised an exception.

Load instructions may overwrite active destination vector register group elements past the element index at which the trap is reported. Similarly, fault-only-first load instructions may update active destination elements past the element that causes trimming of the vector length (but not past the original vector length). The values of these spurious updates do not have to correspond to the values in memory at the addressed memory locations. Non-idempotent memory locations can only be accessed when it is known the corresponding element load operation will not be restarted due to a trap or vector-length trimming.

```
# Vector unit-stride fault-only-first loads

# vd destination, rs1 base address, vm is mask encoding (v0.t or <missing>)
vle8ff.v vd, (rs1), vm # 8-bit unit-stride fault-only-first load
vle16ff.v vd, (rs1), vm # 16-bit unit-stride fault-only-first load
vle32ff.v vd, (rs1), vm # 32-bit unit-stride fault-only-first load
vle64ff.v vd, (rs1), vm # 64-bit unit-stride fault-only-first load
```

```
strlen example using unit-stride fault-only-first instruction
# size_t strlen(const char *str)
# a0 holds *str
strlen:
   mv a3, a0
                         # Save start
loop:
   vsetvli a1, x0, e8, m8, ta, ma # Vector of bytes of maximum length
   vle8ff.v v8, (a3)
                         # Load bytes
   csrr a1, vl
                         # Get bytes read
   vmseq.vi v0, v8, 0
                        # Set v0[i] where v8[i] = 0
   vfirst.m a2, v0
                         # Find first set bit
                         # Bump pointer
   add a3, a3, a1
   bltz a2, loop
                         # Not found?
   add a0, a0, a1
                         # Sum start + bump
   add a3, a3, a2
                         # Add index
    sub a0, a3, a0
                         # Subtract start address+bump
    ret
```



There is a security concern with fault-on-first loads, as they can be used to probe for valid effective addresses. The unit-stride versions only allow probing a region immediately

contiguous to a known region, and so reduce the security impact when used in unprivileged code. However, code running in S-mode can establish arbitrary page translations that allow probing of random guest physical addresses provided by a hypervisor. Constant-stride and scatter/gather fault-only-first instructions are not provided due to lack of encoding space, but they can also represent a larger security hole, allowing even unprivileged software to easily check multiple random pages for accessibility without experiencing a trap. This standard does not address possible security mitigations for fault-only-first instructions.

Even when an exception is not raised, implementations are permitted to process fewer than vl elements and reduce vl accordingly, but if vstart=0 and vl>0, then at least one element must be processed.

When the fault-only-first instruction takes a trap due to an interrupt, implementations should not reduce vl and should instead set a vstart value.



When the fault-only-first instruction would trigger a debug data-watchpoint trap on an element after the first, implementations should not reduce **vl** but instead should trigger the debug trap as otherwise the event might be lost.

## 2.7.8. Vector Load/Store Segment Instructions

The vector load/store segment instructions move multiple contiguous fields in memory to and from consecutively numbered vector registers.



The name "segment" reflects that the items moved are subarrays with homogeneous elements. These operations can be used to transpose arrays between memory and registers, and can support operations on "array-of-structures" datatypes by unpacking each field in a structure into a separate vector register.

The three-bit **nf** field in the vector instruction encoding is an unsigned integer that contains one less than the number of fields per segment, *NFIELDS*.

nf[2:0	]		NFIELDS
О	0	0	1
О	0	1	2
О	1	0	3
О	1	1	4
1	0	0	5
1	0	1	6
1	1	0	7
1	1	1	8

Table 15. NFIELDS Encoding

The EMUL setting must be such that EMUL \* NFIELDS ≤ 8, otherwise the instruction encoding is reserved.



The product ceil(EMUL) \* NFIELDS represents the number of underlying vector registers that will be touched by a segmented load or store instruction. This constraint makes this total no larger than 1/4 of the architectural register file, and the same as for regular operations with EMUL=8.

Each field will be held in successively numbered vector register groups. When EMUL>1, each field will occupy a vector register group held in multiple successively numbered vector registers, and the vector

register group for each field must follow the usual vector register alignment constraints (e.g., when EMUL=2 and NFIELDS=4, each field's vector register group must start at an even vector register, but does not have to start at a multiple of 8 vector register number).

If the vector register numbers accessed by the segment load or store would increment past 31, then the instruction encoding is reserved.



This constraint is to help allow for forward-compatibility with a possible future longer instruction encoding that has more addressable vector registers.

The vl register gives the number of segments to move, which is equal to the number of elements transferred to each vector register group. Masking is also applied at the level of whole segments.

For segment loads and stores, the individual memory accesses used to access fields within each segment are unordered with respect to each other even for ordered indexed segment loads and stores.

The vstart value is in units of whole segments. If a trap occurs during access to a segment, it is implementation-defined whether a subset of the faulting segment's accesses are performed before the trap is taken

#### 2.7.8.1. Vector Unit-Stride Segment Loads and Stores

The vector unit-stride load and store segment instructions move packed contiguous segments into multiple destination vector register groups.



Where the segments hold structures with heterogeneous-sized fields, software can later unpack individual structure fields using additional instructions after the segment load brings data into the vector registers.

The assembler prefixes vlseg/vsseg are used for unit-stride segment loads and stores respectively.

```
# Format
# In this syntax, <nf> equals NFIELDS and is an integer in the range [2, 8].
vlseg<nf>e<eew>.v vd, (rs1), vm  # Unit-stride segment load template
vsseg<nf>e<eew>.v vs3, (rs1), vm  # Unit-stride segment store template

# Examples
vlseg8e8.v vd, (rs1), vm  # Load eight vector registers with eight byte
fields.

vsseg3e32.v vs3, (rs1), vm  # Store packed vector of 3*4-byte segments from
vs3,vs3+1,vs3+2 to memory
```

For loads, the vd register will hold the first field loaded from the segment. For stores, the vs3 register is read to provide the first field to be stored to each segment.

```
# Example 1
# Memory structure holds packed RGB pixels (24-bit data structure, 8bpp)
vsetvli a1, t0, e8, m1, ta, ma
vlseg3e8.v v8, (a0), vm
# v8 holds the red pixels
```

```
# v9 holds the green pixels
# v10 holds the blue pixels

# Example 2
# Memory structure holds complex values, 32b for real and 32b for imaginary
vsetvli a1, t0, e32, m1, ta, ma
vlseg2e32.v v8, (a0), vm
# v8 holds real
# v9 holds imaginary
```

There are also fault-only-first versions of the unit-stride instructions.

```
# Template for vector fault-only-first unit-stride segment loads.
vlseg<nf>e<eew>ff.v vd, (rs1), vm # Unit-stride fault-only-first segment
loads
```

For fault-only-first segment loads, if an exception is detected partway through accessing the zeroth segment, the trap is taken. If an exception is detected partway through accessing a subsequent segment, vl is reduced to the index of that segment. In both cases, it is implementation-defined whether a subset of the segment is loaded.

These instructions may overwrite destination vector register group elements past the point at which a trap is reported or past the point at which vector length is trimmed.

#### 2.7.8.2. Vector Constant-Stride Segment Loads and Stores

Vector constant-stride segment loads and stores move contiguous segments where each segment is separated by the byte-stride offset given in the rs2 GPR argument.

•

Negative and zero strides are supported.

Accesses to the fields within each segment can occur in any order, including the case where the byte stride is such that segments overlap in memory.

#### 2.7.8.3. Vector Indexed Segment Loads and Stores

Vector indexed segment loads and stores move contiguous segments where each segment is located at an address given by adding the scalar base address in the rs1 field to byte offsets in vector register vs2. Both ordered and unordered forms are provided, where the ordered forms access segments in element order. However, even for the ordered form, accesses to the fields within an individual segment are not ordered with respect to each other.

The data vector register group has EEW=SEW, EMUL=LMUL, while the index vector register group has EEW encoded in the instruction with EMUL=(EEW/SEW)\*LMUL. The EMUL \* NFIELDS  $\leq$  8 constraint applies to the data vector register group.

```
# Format
vluxseg<nf>ei<eew>.v vd, (rs1), vs2, vm
                                          # Indexed-unordered segment loads
vloxseg<nf>ei<eew>.v vd, (rs1), vs2, vm
                                          # Indexed-ordered segment loads
vsuxseg<nf>ei<eew>.v vs3, (rs1), vs2, vm # Indexed-unordered segment stores
vsoxseg<nf>ei<eew>.v vs3, (rs1), vs2, vm # Indexed-ordered segment stores
# Examples
vsetvli a1, t0, e8, m1, ta, ma
vluxseg3ei8.v v4, (x5), v3
                             # Load bytes at addresses x5+v3[i]
                                                                  into v4[i],
                                # and bytes at addresses x5+v3[i]+1 into
v5[i],
                                   and bytes at addresses x5+v3[i]+2 into
v6[i].
# Examples
vsetvli a1, t0, e32, m1, ta, ma
vsuxseg2ei32.v v2, (x5), v5
                              # Store words from v2[i] to address x5+v5[i]
                                    and words from v3[i] to address x5+v5[i]+4
```


For vector indexed segment loads, the destination vector register groups cannot overlap the source vector register group (specified by vs2), else the instruction encoding is reserved.




This constraint supports restart of indexed segment loads that raise exceptions partway through loading a structure.

#### 2.7.9. Vector Load/Store Whole Register Instructions

Format for Vector Load Whole Register Instructions under LOAD-FP major opcode



Format for Vector Store Whole Register Instructions under STORE-FP major opcode



These instructions load and store whole vector register groups.



These instructions are intended to be used to save and restore vector registers when the type or length of the current contents of the vector register is not known, or where modifying vl and vtype would be costly. Examples include compiler register spills, vector function calls where values are passed in vector registers, interrupt handlers, and OS context switches. Software can determine the number of bytes transferred by reading the vlenb register.

The load instructions have an EEW encoded in the mew and width fields following the pattern of regular unit-stride loads.



Because in-register byte layouts are identical to in-memory byte layouts, the same data is written to the destination register group regardless of EEW. Hence, it would have sufficed to provide only EEW=8 variants. The full set of EEW variants is provided so that the encoded EEW can be used as a hint to indicate the destination register group will next be accessed with this EEW, which aids implementations that rearrange data internally.

The vector whole register store instructions are encoded similar to unmasked unit-stride store of elements with EEW=8.

The nf field encodes how many vector registers to load and store using the NFIELDS encoding (Figure Table 15). The encoded number of registers must be a power of 2 and the vector register numbers must be aligned as with a vector register group, otherwise the instruction encoding is reserved. NFIELDS indicates the number of vector registers to transfer, numbered successively after the base. Only NFIELDS values of 1, 2, 4, 8 are supported, with other values reserved. When multiple registers are transferred, the lowest-numbered vector register is held in the lowest-numbered memory addresses and successive vector register numbers are placed contiguously in memory.

The instructions operate with an effective vector length, evl=NFIELDS\*VLEN/EEW, regardless of current settings in vtype and vl. The usual property that no elements are written if vstart ≥ vl does not apply to these instructions. Instead, no elements are written if vstart ≥ evl.

The instructions operate similarly to unmasked unit-stride load and store instructions, with the base address passed in the scalar **x** register specified by **rs1**.

Implementations are allowed to raise a misaligned address exception on whole register loads and stores if the base address is not naturally aligned to the larger of the size of the encoded EEW in bytes (EEW/8) or the implementation's smallest supported SEW size in bytes (SEW $_{\rm MIN}/8$ ).



Allowing misaligned exceptions to be raised based on non-alignment to the encoded EEW simplifies the implementation of these instructions. Some subset implementations might not support smaller SEW widths, so are allowed to report misaligned exceptions for the smallest supported SEW even if larger than encoded EEW. An extreme non-standard implementation might have  $SEW_{MIN}$ >XLEN for example. Software environments can mandate the minimum alignment requirements to support an ABI.

```
# Format of whole register load and store instructions.
vl1r.v v3, (a0)
                     # Pseudoinstruction equal to vl1re8.v
           v3, (a0) # Load v3 with VLEN/8 bytes held at address in a0
vl1re8.v
           v3, (a0)
                     # Load v3 with VLEN/16 halfwords held at address in a0
vl1re16.v
vl1re32.v
           v3, (a0)
                     # Load v3 with VLEN/32 words held at address in a0
vl1re64.v
           v3, (a0)
                     # Load v3 with VLEN/64 doublewords held at address in a0
                     # Pseudoinstruction equal to vl2re8.v
vl2r.v v2, (a0)
```

```
vl2re8.v
           v2, (a0) # Load v2-v3 with 2*VLEN/8 bytes from address in a0
                      # Load v2-v3 with 2*VLEN/16 halfwords held at address in
vl2re16.v
           v2, (a0)
a0
vl2re32.v
                     # Load v2-v3 with 2*VLEN/32 words held at address in a0
           v2, (a0)
                     # Load v2-v3 with 2*VLEN/64 doublewords held at address
vl2re64.v
           v2, (a0)
in a0
vl4r.v v4, (a0)
                      # Pseudoinstruction equal to vl4re8.v
vl4re8.v
            v4, (a0)
                     # Load v4-v7 with 4*VLEN/8 bytes from address in a0
           v4, (a0)
vl4re16.v
vl4re32.v
           v4, (a0)
vl4re64.v
           v4, (a0)
vl8r.v v8, (a0)
                      # Pseudoinstruction equal to vl8re8.v
vl8re8.v
           v8, (a0)
                     # Load v8-v15 with 8*VLEN/8 bytes from address in a0
vl8re16.v
           v8, (a0)
           v8, (a0)
vl8re32.v
vl8re64.v
           v8, (a0)
vs1r.v v3, (a1)
                     # Store v3 to address in a1
vs2r.v v2, (a1)
                     # Store v2-v3 to address in a1
vs4r.v v4, (a1)
                     # Store v4-v7 to address in a1
vs8r.v v8, (a1)
                     # Store v8-v15 to address in a1
```



We have considered adding a whole register mask load instruction (vllrm.v) but have decided to omit from initial extension. The primary purpose would be to inform the microarchitecture that the data will be used as a mask. The same effect can be achieved with the following code sequence, whose cost is at most four instructions. Of these, the first could likely be removed as vl is often already in a scalar register, and the last might already be present if the following vector instruction needs a new SEW/LMUL. So, in best case only two instructions (of which only one performs vector operations) are needed to synthesize the effect of the dedicated instruction:

```
csrr t0, vl  # Save current vl (potentially not needed)
vsetvli t1, x0, e8, m8, ta, ma  # Maximum VLMAX
vlm.v v0, (a0)  # Load mask register
vsetvli x0, t0, <new type>  # Restore vl (potentially already present)
```

# 2.8. Vector Memory Alignment Constraints

If an element accessed by a vector memory instruction is not naturally aligned to the size of the element, either the element is transferred successfully or an address-misaligned exception is raised on that element.

Support for misaligned vector memory accesses is independent of an implementation's support for misaligned scalar memory accesses.



An implementation may have neither, one, or both scalar and vector memory accesses support

some or all misaligned accesses in hardware. A separate PMA should be defined to determine if vector misaligned accesses are supported in the associated address range.

Vector misaligned memory accesses follow the same rules for atomicity as scalar misaligned memory accesses.

## 2.9. Vector Memory Consistency Model

Vector memory instructions appear to execute in program order on the local hart.

Vector memory instructions follow RVWMO at the instruction level. If the Ztso extension is implemented, vector memory instructions additionally follow RVTSO at the instruction level.

Except for vector indexed-ordered loads and stores, element operations are unordered within the instruction.

Vector indexed-ordered loads and stores read and write elements from/to memory in element order respectively, obeying RVWMO at the element level.



Ztso only imposes RVTSO at the instruction level; intra-instruction ordering follows RVWMO regardless of whether Ztso is implemented.



More formal definitions required.

Instructions affected by the vector length register vl have a control dependency on vl, rather than a data dependency. Similarly, masked vector instructions have a control dependency on the source mask register, rather than a data dependency.





Treating the vector length and mask as control rather than data typically matches the semantics of the corresponding scalar code, where branch instructions ordinarily would have been used. Treating the mask as control allows masked vector load instructions to access memory before the mask value is known, without the need for a misspeculation-recovery mechanism.

#### 2.10. Vector Arithmetic Instruction Formats

The vector arithmetic instructions use a new major opcode (OP-V = 1010111<sub>2</sub>) which neighbors OP-FP. The three-bit funct3 field is used to define sub-categories of vector instructions.

Formats for Vector Arithmetic Instructions under OP-V major opcode





## 2.10.1. Vector Arithmetic Instruction encoding

The funct3 field encodes the operand type and source locations.

funct3[2:0] Category Operands Type of scalar operand 0 0 N/A 0 OPIVV vector-vector 0 0 1 OPFVV N/A vector-vector 0 1 0 OPMVV vector-vector N/A 0 1 1 OPIVI vector-immediate imm[4:0] 1 0 0 OPIVX vector-scalar GPR x register rs1 0 **OPFVF** vector-scalar 1 1 FP f register rs1 0 vector-scalar 1 1 **OPMVX** GPR x register rs1 1 1 1 **OPCFG** scalars-imms GPR x register rs1 & rs2/imm

Table 16. funct3

Integer operations are performed using unsigned or two's-complement signed integer arithmetic depending on the opcode.



*In this discussion, fixed-point operations are considered to be integer operations.* 

All standard vector floating-point arithmetic operations follow the IEEE-754/2008 standard. All vector floating-point operations use the dynamic rounding mode in the frm register. Use of the frm field when it contains an invalid rounding mode by any vector floating-point instruction—even those that do not depend on the rounding mode, or when vl=0, or when  $vstart \ge vl$ --is reserved.



All vector floating-point code will rely on a valid value in frm. Implementations can make all vector FP instructions report exceptions when the rounding mode is invalid to simplify control logic.

Vector-vector operations take two vectors of operands from vector register groups specified by vs2 and vs1 respectively.

Vector-scalar operations can have three possible forms. In all three forms, the vector register group operand is specified by vs2. The second scalar source operand comes from one of three alternative sources:

- 1. For integer operations, the scalar can be a 5-bit immediate, imm[4:0], encoded in the rs1 field. The value is sign-extended to SEW bits, unless otherwise specified.
- 2. For integer operations, the scalar can be taken from the scalar **x** register specified by **rs1**. If XLEN>SEW, the least-significant SEW bits of the **x** register are used, unless otherwise specified. If XLEN<SEW, the value from the **x** register is sign-extended to SEW bits.
- 3. For floating-point operations, the scalar can be taken from a scalar f register. If FLEN > SEW, the value in the f registers is checked for a valid NaN-boxed value, in which case the least-significant SEW bits of the f register are used, else the canonical NaN value is used. Vector instructions where any floating-point vector operand's EEW is not a supported floating-point type width (which includes when FLEN < SEW) are reserved.



Some instructions zero-extend the 5-bit immediate, and denote this by naming the immediate uimm in the assembly syntax.



When adding a vector extension to the Zfinx/Zdinx/Zhinx extensions, floating-point scalar arguments are taken from the x registers. NaN-boxing is not supported in these extensions, and so the vector floating-point scalar value is produced using the same rules as for an integer scalar operand (i.e., when XLEN > SEW use the lowest SEW bits, when XLEN < SEW use the sign-extended value).

Vector arithmetic instructions are masked under control of the vm field.

```
# Assembly syntax pattern for vector binary arithmetic instructions

# Operations returning vector results, masked by vm (v0.t, <nothing>)
vop.vv vd, vs2, vs1, vm # integer vector-vector vd[i] = vs2[i] op vs1[i]
vop.vx vd, vs2, rs1, vm # integer vector-scalar vd[i] = vs2[i] op x[rs1]
vop.vi vd, vs2, imm, vm # integer vector-immediate vd[i] = vs2[i] op imm

vfop.vv vd, vs2, vs1, vm # FP vector-vector operation vd[i] = vs2[i] fop
vs1[i]
vfop.vf vd, vs2, rs1, vm # FP vector-scalar operation vd[i] = vs2[i] fop
f[rs1]
```



In the encoding, vs2 is the first operand, while rs1/imm is the second operand. This is the opposite to the standard scalar ordering. This arrangement retains the existing encoding conventions that instructions that read only one scalar register, read it from rs1, and that 5-bit immediates are sourced from the rs1 field.

```
# Assembly syntax pattern for vector ternary arithmetic instructions (multiply-
add)

# Integer operations overwriting sum input
vop.vv vd, vs1, vs2, vm # vd[i] = vs1[i] * vs2[i] + vd[i]
vop.vx vd, rs1, vs2, vm # vd[i] = x[rs1] * vs2[i] + vd[i]

# Integer operations overwriting product input
vop.vv vd, vs1, vs2, vm # vd[i] = vs1[i] * vd[i] + vs2[i]
vop.vx vd, rs1, vs2, vm # vd[i] = x[rs1] * vd[i] + vs2[i]
```

```
# Floating-point operations overwriting sum input
vfop.vv vd, vs1, vs2, vm # vd[i] = vs1[i] * vs2[i] + vd[i]
vfop.vf vd, rs1, vs2, vm # vd[i] = f[rs1] * vs2[i] + vd[i]

# Floating-point operations overwriting product input
vfop.vv vd, vs1, vs2, vm # vd[i] = vs1[i] * vd[i] + vs2[i]
vfop.vf vd, rs1, vs2, vm # vd[i] = f[rs1] * vd[i] + vs2[i]
```



For ternary multiply-add operations, the assembler syntax always places the destination vector register first, followed by either rs1 or vs1, then vs2. This ordering provides a more natural reading of the assembler for these ternary operations, as the multiply operands are always next to each other.

### 2.10.2. Widening Vector Arithmetic Instructions

A few vector arithmetic instructions are defined to be widening operations where the destination vector register group has EEW=2\*SEW and EMUL=2\*LMUL. These are generally given a vw\* prefix on the opcode, or vfw\* for vector floating-point instructions.

The first vector register group operand can be either single or double-width.

```
# Assembly syntax pattern for vector widening arithmetic instructions
# Double-width result, two single-width sources: 2*SEW = SEW op SEW
vwop.vv vd, vs2, vs1, vm # integer vector-vector vd[i] = vs2[i] op
vs1[i]
vwop.vx vd, vs2, rs1, vm # integer vector-scalar vd[i] = vs2[i] op
x[rs1]
# Double-width result, first source double-width, second source single-width:
2*SEW = 2*SEW op SEW
vwop.wv vd, vs2, vs1, vm # integer vector-vector vd[i] = vs2[i] op
vs1[i]
vwop.wx vd, vs2, rs1, vm # integer vector-scalar vd[i] = vs2[i] op
x[rs1]
```



Originally, a  $\mathbf{w}$  suffix was used on opcode, but this could be confused with the use of a  $\mathbf{w}$  suffix to mean word-sized operations in doubleword integers, so the  $\mathbf{w}$  was moved to prefix.



The floating-point widening operations were changed to **vfw\*** from **vwf\*** to be more consistent with any scalar widening floating-point operations that will be written as **fw\***.

Widening instruction encodings must follow the constraints in Section 2.5.2.

#### 2.10.3. Narrowing Vector Arithmetic Instructions

A few instructions are provided to convert double-width source vectors into single-width destination vectors. These instructions convert a vector register group specified by **vs2** with EEW/EMUL=2\*SEW/2\*LMUL to a vector register group with the current SEW/LMUL setting. Where there is a second source vector register group (specified by **vs1**), this has the same (narrower) width as the result

(i.e., EEW=SEW).



An alternative design decision would have been to treat SEW/LMUL as defining the size of the source vector register group. The choice here is motivated by the belief the chosen approach will require fewer vtype changes.



Compare operations that set a mask register are also implicitly a narrowing operation.

A vn\* prefix on the opcode is used to distinguish these instructions in the assembler, or a vfn\* prefix for narrowing floating-point opcodes. The double-width source vector register group is signified by a w in the source operand suffix (e.g., vnsra.wv)

```
Assembly syntax pattern for vector narrowing arithmetic instructions

# Single-width result vd, double-width source vs2, single-width source vs1/rs1

# SEW = 2*SEW op SEW

vnop.wv vd, vs2, vs1, vm # integer vector-vector vd[i] = vs2[i] op

vs1[i]

vnop.wx vd, vs2, rs1, vm # integer vector-scalar vd[i] = vs2[i] op

x[rs1]
```

Narrowing instruction encodings must follow the constraints in Section 2.5.2.

# 2.11. Vector Integer Arithmetic Instructions

A set of vector integer arithmetic instructions is provided. Unless otherwise stated, integer operations wrap around on overflow.

## 2.11.1. Vector Single-Width Integer Add and Subtract

Vector integer add and subtract are provided. Reverse-subtract instructions are also provided for the vector-scalar forms.

```
# Integer adds.
vadd.vv vd, vs2, vs1, vm
                          # Vector-vector
vadd.vx vd, vs2, rs1, vm
                           # vector-scalar
vadd.vi vd, vs2, imm, vm
                           # vector-immediate
# Integer subtract
vsub.vv vd, vs2, vs1, vm
                           # Vector-vector
vsub.vx vd, vs2, rs1, vm
                           # vector-scalar
# Integer reverse subtract
                            \# vd[i] = x[rs1] - vs2[i]
vrsub.vx vd, vs2, rs1, vm
vrsub.vi vd, vs2, imm, vm
                            # vd[i] = imm - vs2[i]
```



A vector of integer values can be negated using a reverse-subtract instruction with a scalar operand of x0. An assembly pseudoinstruction vneg.v vd.vs = vrsub.vx vd.vs.x0 is provided.

## 2.11.2. Vector Widening Integer Add/Subtract

The widening add/subtract instructions are provided in both signed and unsigned variants, depending on whether the narrower source operands are first sign- or zero-extended before forming the double-width sum

```
# Widening unsigned integer add/subtract, 2*SEW = SEW +/- SEW
vwaddu.vv vd, vs2, vs1, vm # vector-vector
vwaddu.vx vd, vs2, rs1, vm # vector-scalar
vwsubu.vv vd, vs2, vs1, vm # vector-vector
vwsubu.vx vd, vs2, rs1, vm # vector-scalar
# Widening signed integer add/subtract, 2*SEW = SEW +/- SEW
vwadd.vv vd, vs2, vs1, vm # vector-vector
vwadd.vx vd, vs2, rs1, vm # vector-scalar
vwsub.vv vd, vs2, vs1, vm # vector-vector
vwsub.vx vd, vs2, rs1, vm # vector-scalar
# Widening unsigned integer add/subtract, 2*SEW = 2*SEW +/- SEW
vwaddu.wv vd, vs2, vs1, vm # vector-vector
vwaddu.wx vd, vs2, rs1, vm # vector-scalar
vwsubu.wv vd, vs2, vs1, vm # vector-vector
vwsubu.wx vd, vs2, rs1, vm # vector-scalar
# Widening signed integer add/subtract, 2*SEW = 2*SEW +/- SEW
vwadd.wv vd, vs2, vs1, vm # vector-vector
vwadd.wx vd, vs2, rs1, vm # vector-scalar
vwsub.wv vd, vs2, vs1, vm # vector-vector
vwsub.wx vd, vs2, rs1, vm # vector-scalar
```



An integer value can be doubled in width using the widening add instructions with a scalar operand of x0. Assembly pseudoinstructions vwcvt.x.x.v vd,vs,vm = vwadd.vx vd,vs,x0,vm and vwcvtu.x.x.v vd,vs,vm = vwaddu.vx vd,vs,x0,vm are provided.

#### 2.11.3. Vector Integer Extension

The vector integer extension instructions zero- or sign-extend a source vector integer operand with EEW less than SEW to fill SEW-sized elements in the destination. The EEW of the source is 1/2, 1/4, or 1/8 of SEW, while EMUL of the source is (EEW/SEW)\*LMUL. The destination has EEW equal to SEW and EMUL equal to LMUL.

```
vzext.vf2 vd, vs2, vm # Zero-extend SEW/2 source to SEW destination vsext.vf2 vd, vs2, vm # Sign-extend SEW/2 source to SEW destination vzext.vf4 vd, vs2, vm # Zero-extend SEW/4 source to SEW destination vsext.vf4 vd, vs2, vm # Sign-extend SEW/4 source to SEW destination vzext.vf8 vd, vs2, vm # Zero-extend SEW/8 source to SEW destination vsext.vf8 vd, vs2, vm # Sign-extend SEW/8 source to SEW destination
```

If the source EEW is not a supported width, or source EMUL would be below the minimum legal LMUL, the

instruction encoding is reserved.



Standard vector load instructions access memory values that are the same size as the destination register elements. Some application code needs to operate on a range of operand widths in a wider element, for example, loading a byte from memory and adding to an eight-byte element. To avoid having to provide the cross-product of the number of vector load instructions by the number of data types (byte, word, halfword, and also signed/unsigned variants), we instead add explicit extension instructions that can be used if an appropriate widening arithmetic instruction is not available.

### 2.11.4. Vector Integer Add-with-Carry / Subtract-with-Borrow Instructions

To support multi-word integer arithmetic, instructions that operate on a carry bit are provided. For each operation (add or subtract), two instructions are provided: one to provide the result (SEW width), and the second to generate the carry output (single bit encoded as a mask boolean).

The carry inputs and outputs are represented using the mask register layout as described in Section 2.4.5. Due to encoding constraints, the carry input must come from the implicit v0 register, but carry outputs can be written to any vector register that respects the source/destination overlap restrictions.

vadc and vsbc add or subtract the source operands and the carry-in or borrow-in, and write the result to vector register vd. These instructions are encoded as masked instructions (vm=0), but they operate on and write back all body elements. Encodings corresponding to the unmasked versions (vm=1) are reserved.

vmadc and vmsbc add or subtract the source operands, optionally add the carry-in or subtract the borrow-in
if masked (vm=0), and write the resulting carry-out or borrow-out back to mask register vd. If unmasked
(vm=1), there is no carry-in or borrow-in. These instructions operate on and write back all body elements,
even if masked. Because these instructions produce a mask value, they always operate with a tail-agnostic
policy.

```
# Produce sum with carry.
\# vd[i] = vs2[i] + vs1[i] + v0.mask[i]
vadc.vvm vd, vs2, vs1, v0 # Vector-vector
\# vd[i] = vs2[i] + x[rs1] + v0.mask[i]
vadc.vxm vd, vs2, rs1, v0 # Vector-scalar
\# \ vd[i] = vs2[i] + imm + v0.mask[i]
vadc.vim vd, vs2, imm, v0 # Vector-immediate
# Produce carry out in mask register format
# vd.mask[i] = carry_out(vs2[i] + vs1[i] + v0.mask[i])
vmadc.vvm
           vd, vs2, vs1, v0 # Vector-vector
# vd.mask[i] = carry_out(vs2[i] + x[rs1] + v0.mask[i])
vmadc.vxm
           vd, vs2, rs1, v0 # Vector-scalar
# vd.mask[i] = carry_out(vs2[i] + imm + v0.mask[i])
vmadc.vim vd, vs2, imm, v0 # Vector-immediate
```

Because implementing a carry propagation requires executing two instructions with unchanged inputs, destructive accumulations will require an additional move to obtain correct results.

```
# Example multi-word arithmetic sequence, accumulating into v4
vmadc.vvm v1, v4, v8, v0 # Get carry into temp register v1
vadc.vvm v4, v4, v8, v0 # Calc new sum
vmmv.m v0, v1 # Move temp carry into v0 for next word
```

The subtract with borrow instruction **vsbc** performs the equivalent function to support long word arithmetic for subtraction. There are no subtract with immediate instructions.

```
# Produce difference with borrow.

# vd[i] = vs2[i] - vs1[i] - v0.mask[i]
vsbc.vvm vd, vs2, vs1, v0 # Vector-vector

# vd[i] = vs2[i] - x[rs1] - v0.mask[i]
vsbc.vxm vd, vs2, rs1, v0 # Vector-scalar

# Produce borrow out in mask register format

# vd.mask[i] = borrow_out(vs2[i] - vs1[i] - v0.mask[i])
vmsbc.vvm vd, vs2, vs1, v0 # Vector-vector

# vd.mask[i] = borrow_out(vs2[i] - x[rs1] - v0.mask[i])
vmsbc.vxm vd, vs2, rs1, v0 # Vector-scalar

# vd.mask[i] = borrow_out(vs2[i] - vs1[i])
vmsbc.vv vd, vs2, vs1 # Vector-vector, no borrow-in

# vd.mask[i] = borrow_out(vs2[i] - x[rs1])
vmsbc.vv vd, vs2, rs1 # Vector-scalar, no borrow-in
```

For vmsbc, the borrow is defined to be 1 iff the difference, prior to truncation, is negative.

For vadc and vsbc, the instruction encoding is reserved if the destination vector register is v0.



This constraint corresponds to the constraint on masked vector operations that overwrite the mask register.

#### 2.11.5. Vector Bitwise Logical Instructions

```
# Bitwise logical operations.
vand.vv vd, vs2, vs1, vm
                           # Vector-vector
vand.vx vd, vs2, rs1, vm
                           # vector-scalar
vand.vi vd, vs2, imm, vm
                           # vector-immediate
vor.vv vd, vs2, vs1, vm
                           # Vector-vector
vor.vx vd, vs2, rs1, vm
                           # vector-scalar
vor.vi vd, vs2, imm, vm
                           # vector-immediate
vxor.vv vd, vs2, vs1, vm
                           # Vector-vector
vxor.vx vd, vs2, rs1, vm
                            # vector-scalar
vxor.vi vd, vs2, imm, vm
                            # vector-immediate
```



With an immediate of -1, scalar-immediate forms of the vxor instruction provide a bitwise NOT operation. This is provided as an assembler pseudoinstruction vnot.v vd,vs,vm = vxor.vi vd,vs,-1,vm.

## 2.11.6. Vector Single-Width Shift Instructions

A full set of vector shift instructions are provided, including logical shift left (sll), and logical (zero-extending srl) and arithmetic (sign-extending sra) shift right. The data to be shifted is in the vector register group specified by vs2 and the shift amount value can come from a vector register group vs1, a scalar integer register rs1, or a zero-extended 5-bit immediate. Only the low lg2(SEW) bits of the shift-amount value are used to control the shift amount.

```
# Bit shift operations
vsll.vv vd, vs2, vs1, vm
                           # Vector-vector
vsll.vx vd, vs2, rs1, vm
                           # vector-scalar
vsll.vi vd, vs2, uimm, vm
                           # vector-immediate
vsrl.vv vd, vs2, vs1, vm
                           # Vector-vector
vsrl.vx vd, vs2, rs1, vm
                           # vector-scalar
vsrl.vi vd, vs2, uimm, vm
                           # vector-immediate
vsra.vv vd, vs2, vs1, vm
                           # Vector-vector
vsra.vx vd, vs2, rs1, vm
                           # vector-scalar
vsra.vi vd, vs2, uimm, vm
                            # vector-immediate
```

#### 2.11.7. Vector Narrowing Integer Right Shift Instructions

The narrowing right shifts extract a smaller field from a wider operand and have both zero-extending (srl) and sign-extending (sra) forms. The shift amount can come from a vector register group, or a scalar x register, or a zero-extended 5-bit immediate. The low lg2(2\*SEW) bits of the shift-amount value are used (e.g., the low 6 bits for a SEW=64-bit to SEW=32-bit narrowing operation).

```
# Narrowing shift right logical, SEW = (2*SEW) >> SEW
```

```
vnsrl.wv vd, vs2, vs1, vm  # vector-vector
vnsrl.wx vd, vs2, rs1, vm  # vector-scalar
vnsrl.wi vd, vs2, uimm, vm  # vector-immediate

# Narrowing shift right arithmetic, SEW = (2*SEW) >> SEW
vnsra.wv vd, vs2, vs1, vm  # vector-vector
vnsra.wx vd, vs2, rs1, vm  # vector-scalar
vnsra.wi vd, vs2, uimm, vm  # vector-immediate
```



Future extensions might add support for versions that narrow to a destination that is 1/4 the width of the source.



An integer value can be halved in width using the narrowing integer shift instructions with a scalar operand of x0. An assembly pseudoinstruction is provided vncvt.x.x.w vd,vs,vm = vnsrl.wx vd,vs,x0,vm.

### 2.11.8. Vector Integer Compare Instructions

The following integer compare instructions write 1 to the destination mask register element if the comparison evaluates to true, and 0 otherwise. The destination mask vector is always held in a single vector register, with a layout of elements as described in Section 2.4.5. The destination mask vector register may be the same as the source vector mask register (v0).

```
# Set if equal
vmseq.vv vd, vs2, vs1, vm # Vector-vector
vmseq.vx vd, vs2, rs1, vm # vector-scalar
vmseq.vi vd, vs2, imm, vm # vector-immediate
# Set if not equal
vmsne.vv vd, vs2, vs1, vm # Vector-vector
vmsne.vx vd, vs2, rs1, vm # vector-scalar
vmsne.vi vd, vs2, imm, vm # vector-immediate
# Set if less than, unsigned
vmsltu.vv vd, vs2, vs1, vm # Vector-vector
vmsltu.vx vd, vs2, rs1, vm # Vector-scalar
# Set if less than, signed
vmslt.vv vd, vs2, vs1, vm # Vector-vector
vmslt.vx vd, vs2, rs1, vm # vector-scalar
# Set if less than or equal, unsigned
vmsleu.vv vd, vs2, vs1, vm # Vector-vector
vmsleu.vx vd, vs2, rs1, vm # vector-scalar
vmsleu.vi vd, vs2, imm, vm # Vector-immediate
# Set if less than or equal, signed
vmsle.vv vd, vs2, vs1, vm # Vector-vector
vmsle.vx vd, vs2, rs1, vm # vector-scalar
vmsle.vi vd, vs2, imm, vm # vector-immediate
```

```
# Set if greater than, unsigned
vmsgtu.vx vd, vs2, rs1, vm  # Vector-scalar
vmsgtu.vi vd, vs2, imm, vm  # Vector-immediate

# Set if greater than, signed
vmsgt.vx vd, vs2, rs1, vm  # Vector-scalar
vmsgt.vi vd, vs2, imm, vm  # Vector-immediate

# Following two instructions are not provided directly
# Set if greater than or equal, unsigned
# vmsgeu.vx vd, vs2, rs1, vm  # Vector-scalar
# Set if greater than or equal, signed
# vmsge.vx vd, vs2, rs1, vm  # Vector-scalar
```

The following table indicates how all comparisons are implemented in native machine code.

Comparison	Assembler Mapping	Assembler Pseudoinstruction
va < vb	vmslt{u}.vv vd, va, vb, vm	
va <= vb	vmsle{u}.vv vd, va, vb, vm	
va > vb	vmslt{u}.vv vd, vb, va, vm	vmsgt{u}.vv vd, va, vb, vm
va >= vb	vmsle{u}.vv vd, vb, va, vm	vmsge{u}.vv vd, va, vb, vm
va < x	vmslt{u}.vx vd, va, x, vm	
va <= x	vmsle{u}.vx vd, va, x, vm	
va > x	vmsgt{u}.vx vd, va, x, vm	
va >= x	see below	
va < i	vmsle{u}.vi vd, va, i-1, vm	vmslt{u}.vi vd, va, i, vm
va <= i	vmsle{υ}.vi vd, va, i, vm	
va > i	vmsgt{u}.vi vd, va, i, vm	
va >= i	vmsgt{u}.vi vd, va, i-1, vm	vmsge{u}.vi vd, va, i, vm
va, vb vector	register groups	
x scalar	integer register	
i immedia	te	



The immediate forms of vmslt{u}.vi are not provided as the immediate value can be decreased by 1 and the vmsle{u}.vi variants used instead. The vmsle.vi range is -16 to 15, resulting in an effective vmslt.vi range of -15 to 16. The vmsleu.vi range is 0 to 15 giving an effective vmsltu.vi range of 1 to 16 (Note, vmsltu.vi with immediate 0 is not useful as it is always false).



Because the 5-bit vector immediates are always sign-extended, when the high bit of the simm5 immediate is set, vmsleu.vi also supports unsigned immediate values in the range 2<sup>SEW</sup>-16 to 2<sup>SEW</sup>-1, allowing corresponding vmsltu.vi compares against unsigned immediates in the range 2<sup>SEW</sup>-15 to 2<sup>SEW</sup>. Note that vmsltu.vi with immediate 2<sup>SEW</sup> is not useful as it is always true.

Similarly, vmsge{u}.vi is not provided and the compare is implemented using vmsgt{u}.vi with the

immediate decremented by one. The resulting effective vmsge.vi range is -15 to 16, and the resulting effective vmsgeu.vi range is 1 to 16 (Note, vmsgeu.vi with immediate 0 is not useful as it is always true).



The **vmsgt** forms for register scalar and immediates are provided to allow a single compare instruction to provide the correct polarity of mask value without using additional mask logical instructions.

To reduce encoding space, the  $vmsge\{u\}.vx$  form is not directly provided, and so the  $va \ge x$  case requires special treatment.



The vmsge{u}.vx could potentially be encoded in a non-orthogonal way under the unused OPIVI variant of vmslt{u}. These would be the only instructions in OPIVI that use a scalar x`register however. Alternatively, a further two funct6 encodings could be used, but these would have a different operand format (writes to mask register) than others in the same group of 8 funct6 encodings. The current PoR is to omit these instructions and to synthesize where needed as described below.

The  $vmsge\{u\}.vx$  operation can be synthesized by reducing the value of x by 1 and using the  $vmsgt\{u\}.vx$  instruction, when it is known that this will not underflow the representation in x.

```
Sequences to synthesize `vmsge{u}.vx` instruction
va >= x, x > minimum
addi t0, x, -1; vmsgt{u}.vx vd, va, t0, vm
```

The above sequence will usually be the most efficient implementation, but assembler pseudoinstructions can be provided for cases where the range of  $\mathbf{x}$  is unknown.

```
unmasked va >= x

pseudoinstruction: vmsge{u}.vx vd, va, x
  expansion: vmslt{u}.vx vd, va, x; vmnand.mm vd, vd, vd

masked va >= x, vd != v0

pseudoinstruction: vmsge{u}.vx vd, va, x, v0.t
  expansion: vmslt{u}.vx vd, va, x, v0.t; vmxor.mm vd, vd, v0

masked va >= x, vd == v0

pseudoinstruction: vmsge{u}.vx vd, va, x, v0.t, vt
  expansion: vmslt{u}.vx vt, va, x; vmandn.mm vd, vd, vt

masked va >= x, any vd

pseudoinstruction: vmsge{u}.vx vd, va, x, v0.t, vt
  expansion: vmslt{u}.vx vt, va, x; vmandn.mm vt, v0, vt; vmandn.mm vd, vd, v0; vmor.mm vd, vt, vd
The vt argument to the pseudoinstruction must name a temporary vector
```

```
register that is not same as vd and which will be clobbered by the pseudoinstruction
```

Compares effectively AND in the mask under a mask-undisturbed policy if the destination register is v0, e.g.,

```
# (a < b) && (b < c) in two instructions when mask-undisturbed vmslt.vv v0, va, vb # All body elements written vmslt.vv v0, vb, vc, v0.t # Only update at set mask
```

Compares write mask registers, and so always operate under a tail-agnostic policy.

### 2.11.9. Vector Integer Min/Max Instructions

Signed and unsigned integer minimum and maximum instructions are supported.

```
# Unsigned minimum
vminu.vv vd, vs2, vs1, vm # Vector-vector
vminu.vx vd, vs2, rs1, vm # vector-scalar
# Signed minimum
vmin.vv vd, vs2, vs1, vm
                          # Vector-vector
vmin.vx vd, vs2, rs1, vm
                          # vector-scalar
# Unsigned maximum
vmaxu.vv vd, vs2, vs1, vm # Vector-vector
vmaxu.vx vd, vs2, rs1, vm # vector-scalar
# Signed maximum
vmax.vv vd, vs2, vs1, vm
                          # Vector-vector
vmax.vx vd, vs2, rs1, vm
                          # vector-scalar
```

### 2.11.10. Vector Single-Width Integer Multiply Instructions

The single-width multiply instructions perform a SEW-bit\*SEW-bit multiply to generate a 2\*SEW-bit product, then return one half of the product in the SEW-bit-wide destination. The **mul** versions write the low word of the product to the destination register, while the **mulh** versions write the high word of the product to the destination register.

```
# Signed multiply, returning low bits of product
vmul.vv vd, vs2, vs1, vm  # Vector-vector
vmul.vx vd, vs2, rs1, vm  # vector-scalar

# Signed multiply, returning high bits of product
vmulh.vv vd, vs2, vs1, vm  # Vector-vector
vmulh.vx vd, vs2, rs1, vm  # vector-scalar
```

```
# Unsigned multiply, returning high bits of product
vmulhu.vv vd, vs2, vs1, vm  # Vector-vector
vmulhu.vx vd, vs2, rs1, vm  # vector-scalar

# Signed(vs2)-Unsigned multiply, returning high bits of product
vmulhsu.vv vd, vs2, vs1, vm  # Vector-vector
vmulhsu.vx vd, vs2, rs1, vm  # vector-scalar
```

**a** 

There is no vmulhus.vx opcode to return high half of unsigned-vector \* signed-scalar product. The scalar can be splatted to a vector, then a vmulhsu.vv used.



The current vmulh\* opcodes perform simple fractional multiplies, but with no option to scale, round, and/or saturate the result. A possible future extension can consider variants of vmulh, vmulhu, vmulhu, vmulhu that use the vxrm rounding mode when discarding low half of product. There is no possibility of overflow in these cases.

### 2.11.11. Vector Integer Divide Instructions

The divide and remainder instructions are equivalent to the RISC-V standard scalar integer multiply/divides, with the same results for extreme inputs.

```
# Unsigned divide.
vdivu.vv vd, vs2, vs1, vm
                          # Vector-vector
vdivu.vx vd, vs2, rs1, vm # vector-scalar
# Signed divide
vdiv.vv vd, vs2, vs1, vm
                          # Vector-vector
vdiv.vx vd, vs2, rs1, vm
                          # vector-scalar
# Unsigned remainder
vremu.vv vd, vs2, vs1, vm
                           # Vector-vector
vremu.vx vd, vs2, rs1, vm
                           # vector-scalar
# Signed remainder
vrem.vv vd, vs2, vs1, vm
                           # Vector-vector
vrem.vx vd, vs2, rs1, vm
                           # vector-scalar
```



The decision to include integer divide and remainder was contentious. The argument in favor is that without a standard instruction, software would have to pick some algorithm to perform the operation, which would likely perform poorly on some microarchitectures versus others.

**a** 

There is no instruction to perform a "scalar divide by vector" operation.

#### 2.11.12. Vector Widening Integer Multiply Instructions

The widening integer multiply instructions return the full 2\*SEW-bit product from an SEW-bit\*SEW-bit multiply.

```
# Widening signed-integer multiply
vwmul.vv vd, vs2, vs1, vm # vector-vector
vwmul.vx vd, vs2, rs1, vm # vector-scalar

# Widening unsigned-integer multiply
vwmulu.vv vd, vs2, vs1, vm # vector-vector
vwmulu.vx vd, vs2, rs1, vm # vector-scalar

# Widening signed(vs2)-unsigned integer multiply
vwmulsu.vv vd, vs2, vs1, vm # vector-vector
vwmulsu.vv vd, vs2, rs1, vm # vector-scalar
```

#### 2.11.13. Vector Single-Width Integer Multiply-Add Instructions

The integer multiply-add instructions are destructive and are provided in two forms, one that overwrites the addend or minuend (vmacc, vnmsac) and one that overwrites the first multiplicand (vmadd, vnmsub).

The low half of the product is added or subtracted from the third operand.



sac is intended to be read as "subtract from accumulator". The opcode is vnmsac to match the (unfortunately counterintuitive) floating-point fnmsub instruction definition. Similarly for the vnmsub opcode.

```
# Integer multiply-add, overwrite addend
vmacc.vv vd, vs1, vs2, vm  # vd[i] = (vs1[i] * vs2[i]) + vd[i]
vmacc.vx vd, rs1, vs2, vm  # vd[i] = (x[rs1] * vs2[i]) + vd[i]

# Integer multiply-sub, overwrite minuend
vnmsac.vv vd, vs1, vs2, vm  # vd[i] = -(vs1[i] * vs2[i]) + vd[i]
vnmsac.vx vd, rs1, vs2, vm  # vd[i] = -(x[rs1] * vs2[i]) + vd[i]

# Integer multiply-add, overwrite multiplicand
vmadd.vv vd, vs1, vs2, vm  # vd[i] = (vs1[i] * vd[i]) + vs2[i]
vmadd.vx vd, rs1, vs2, vm  # vd[i] = (x[rs1] * vd[i]) + vs2[i]

# Integer multiply-sub, overwrite multiplicand
vnmsub.vv vd, vs1, vs2, vm  # vd[i] = -(vs1[i] * vd[i]) + vs2[i]
vnmsub.vv vd, rs1, vs2, vm  # vd[i] = -(x[rs1] * vd[i]) + vs2[i]
```

## 2.11.14. Vector Widening Integer Multiply-Add Instructions

The widening integer multiply-add instructions add the full 2\*SEW-bit product from a SEW-bit\*SEW-bit multiply to a 2\*SEW-bit value and produce a 2\*SEW-bit result. All combinations of signed and unsigned multiply operands are supported.

```
# Widening unsigned-integer multiply-add, overwrite addend
vwmaccu.vv vd, vs1, vs2, vm # vd[i] = (vs1[i] * vs2[i]) + vd[i]
```

```
vwmaccu.vx vd, rs1, vs2, vm # vd[i] = (x[rs1] * vs2[i]) + vd[i]

# Widening signed-integer multiply-add, overwrite addend
vwmacc.vv vd, vs1, vs2, vm # vd[i] = (vs1[i] * vs2[i]) + vd[i]
vwmacc.vx vd, rs1, vs2, vm # vd[i] = (x[rs1] * vs2[i]) + vd[i]

# Widening signed-unsigned-integer multiply-add, overwrite addend
vwmaccsu.vv vd, vs1, vs2, vm # vd[i] = (signed(vs1[i]) * unsigned(vs2[i])) +
vd[i]
vwmaccsu.vx vd, rs1, vs2, vm # vd[i] = (signed(x[rs1]) * unsigned(vs2[i])) +
vd[i]

# Widening unsigned-signed-integer multiply-add, overwrite addend
vwmaccus.vx vd, rs1, vs2, vm # vd[i] = (unsigned(x[rs1]) * signed(vs2[i])) +
vd[i]
```

### 2.11.15. Vector Integer Merge Instructions

The vector integer merge instructions combine two source operands based on a mask. Unlike regular arithmetic instructions, the merge operates on all body elements (i.e., the set of elements from vstart up to the current vector length in v1).

The <code>vmerge</code> instructions are encoded as masked instructions (<code>vm=0</code>). The instructions combine two sources as follows. At elements where the mask value is zero, the first operand is copied to the destination element, otherwise the second operand is copied to the destination element. The first operand is always a vector register group specified by <code>vs2</code>. The second operand is a vector register group specified by <code>vs1</code> or a scalar <code>x</code> register specified by <code>rs1</code> or a 5-bit sign-extended immediate.

```
vmerge.vvm vd, vs2, vs1, v0 # vd[i] = v0.mask[i] ? vs1[i] : vs2[i]
vmerge.vxm vd, vs2, rs1, v0 # vd[i] = v0.mask[i] ? x[rs1] : vs2[i]
vmerge.vim vd, vs2, imm, v0 # vd[i] = v0.mask[i] ? imm : vs2[i]
```

#### 2.11.16. Vector Integer Move Instructions

The vector integer move instructions copy a source operand to a vector register group. The vmv.v.v variant copies a vector register group, whereas the vmv.v.x and vmv.v.i variants splat a scalar register or immediate to all active elements of the destination vector register group. These instructions are encoded as unmasked instructions (vm=1). The first operand specifier (vs2) must contain v0, and any other vector register number in vs2 is reserved.

```
vmv.v.v vd, vs1 # vd[i] = vs1[i]
vmv.v.x vd, rs1 # vd[i] = x[rs1]
vmv.v.i vd, imm # vd[i] = imm
```

- 1
- Mask values can be widened into SEW-width elements using a sequence vmv.v.i vd, 0; vmerge.vim vd, vd, 1, v0.
- 1 The vector integer move instructions share the encoding with the vector merge instructions,

but with vm=1 and vs2=v0.

The form vmv.v.v vd, vd, which leaves body elements unchanged, can be used to indicate that the register will next be used with an EEW equal to SEW.



Implementations that internally reorganize data according to EEW can shuffle the internal representation according to SEW. Implementations that do not internally reorganize data can dynamically elide this instruction (aside from resetting vstart to 0).



The vmv.v.v vd, vd instruction is not a RISC-V HINT as a tail-agnostic setting may cause an architectural state change on some implementations.

#### 2.12. Vector Fixed-Point Arithmetic Instructions

The preceding set of integer arithmetic instructions is extended to support fixed-point arithmetic.

A fixed-point number is a two's-complement signed or unsigned integer interpreted as the numerator in a fraction with an implicit denominator. The fixed-point instructions are intended to be applied to the numerators; it is the responsibility of software to manage the denominators. An N-bit element can hold two's-complement signed integers in the range  $-2^{N-1}...+2^{N-1}-1$ , and unsigned integers in the range  $0...+2^{N}-1$ . The fixed-point instructions help preserve precision in narrow operands by supporting scaling and rounding, and can handle overflow by saturating results into the destination format range.



The widening integer operations described above can also be used to avoid overflow.

### 2.12.1. Vector Single-Width Saturating Add and Subtract

Saturating forms of integer add and subtract are provided, for both signed and unsigned integers. If the result would overflow the destination, the result is replaced with the closest representable value, and the vxsat bit is set.

```
# Saturating adds of unsigned integers.
vsaddu.vv vd, vs2, vs1, vm  # Vector-vector
vsaddu.vx vd, vs2, rs1, vm  # vector-scalar
vsaddu.vi vd, vs2, imm, vm  # vector-immediate

# Saturating adds of signed integers.
vsadd.vv vd, vs2, vs1, vm  # Vector-vector
vsadd.vx vd, vs2, rs1, vm  # vector-scalar
vsadd.vi vd, vs2, imm, vm  # vector-immediate

# Saturating subtract of unsigned integers.
vssubu.vv vd, vs2, vs1, vm  # Vector-vector
vssubu.vx vd, vs2, rs1, vm  # vector-scalar

# Saturating subtract of signed integers.
vssubu.vx vd, vs2, vs1, vm  # vector-scalar

# Saturating subtract of signed integers.
vssub.vv vd, vs2, vs1, vm  # Vector-vector
vssub.vv vd, vs2, rs1, vm  # vector-scalar
```

### 2.12.2. Vector Single-Width Averaging Add and Subtract

The averaging add and subtract instructions right shift the result by one bit and round off the result according to the setting in vxrm. Computation is performed in infinite precision before rounding and truncating. Both unsigned and signed versions are provided. For vaaddu and vaadd there can be no overflow in the result. For vasub and vasubu, overflow is ignored and the result wraps around.



For vasub, overflow occurs only when subtracting the smallest number from the largest number under rnu or rne rounding.

```
# Averaging add

# Averaging adds of unsigned integers.
vaaddu.vv vd, vs2, vs1, vm  # roundoff_unsigned(vs2[i] + vs1[i], 1)
vaaddu.vx vd, vs2, rs1, vm  # roundoff_unsigned(vs2[i] + x[rs1], 1)

# Averaging adds of signed integers.
vaadd.vv vd, vs2, vs1, vm  # roundoff_signed(vs2[i] + vs1[i], 1)
vaadd.vx vd, vs2, rs1, vm  # roundoff_signed(vs2[i] + x[rs1], 1)

# Averaging subtract

# Averaging subtract

# Averaging subtract of unsigned integers.
vasubu.vv vd, vs2, vs1, vm  # roundoff_unsigned(vs2[i] - vs1[i], 1)
vasubu.vx vd, vs2, rs1, vm  # roundoff_unsigned(vs2[i] - x[rs1], 1)

# Averaging subtract of signed integers.
vasub.vv vd, vs2, vs1, vm  # roundoff_signed(vs2[i] - vs1[i], 1)
vasub.vv vd, vs2, rs1, vm  # roundoff_signed(vs2[i] - x[rs1], 1)
```

## 2.12.3. Vector Single-Width Fractional Multiply with Rounding and Saturation

The signed fractional multiply instruction produces a 2\*SEW product of the two SEW inputs, then shifts the result right by SEW-1 bits, rounding these bits according to vxrm, then saturates the result to fit into SEW bits. If the result causes saturation, the vxsat bit is set.

```
# Signed saturating and rounding fractional multiply
# See vxrm description for rounding calculation
vsmul.vv vd, vs2, vs1, vm # vd[i] = clip(roundoff_signed(vs2[i]*vs1[i], SEW-
1))
vsmul.vx vd, vs2, rs1, vm # vd[i] = clip(roundoff_signed(vs2[i]*x[rs1], SEW-
1))
```



When multiplying two N-bit signed numbers, the largest magnitude is obtained for  $-2^{N-1} * -2^{N-1}$  producing a result  $+2^{2N-2}$ , which has a single (zero) sign bit when held in 2N bits. All other products have two sign bits in 2N bits. To retain greater precision in N result bits, the product is shifted right by one bit less than N, saturating the largest magnitude result but increasing result precision by one bit for all other products.



We do not provide an equivalent fractional multiply where one input is unsigned, as these would retain all upper SEW bits and would not need to saturate. This operation is partly

covered by the vmulhu and vmulhsu instructions, for the case where rounding is simply truncation (rdn).

### 2.12.4. Vector Single-Width Scaling Shift Instructions

These instructions shift the input value right, and round off the shifted out bits according to vxrm. The scaling right shifts have both zero-extending (vssrl) and sign-extending (vssra) forms. The data to be shifted is in the vector register group specified by vs2 and the shift amount value can come from a vector register group vs1, a scalar integer register rs1, or a zero-extended 5-bit immediate. Only the low lg2(SEW) bits of the shift-amount value are used to control the shift amount.

```
# Scaling shift right logical
vssrl.vv vd, vs2, vs1, vm  # vd[i] = roundoff_unsigned(vs2[i], vs1[i])
vssrl.vx vd, vs2, rs1, vm  # vd[i] = roundoff_unsigned(vs2[i], x[rs1])
vssrl.vi vd, vs2, uimm, vm  # vd[i] = roundoff_unsigned(vs2[i], uimm)

# Scaling shift right arithmetic
vssra.vv vd, vs2, vs1, vm  # vd[i] = roundoff_signed(vs2[i], vs1[i])
vssra.vx vd, vs2, rs1, vm  # vd[i] = roundoff_signed(vs2[i], x[rs1])
vssra.vi vd, vs2, uimm, vm  # vd[i] = roundoff_signed(vs2[i], uimm)
```

#### 2.12.5. Vector Narrowing Fixed-Point Clip Instructions

The vnclip instructions are used to pack a fixed-point value into a narrower destination. The instructions support rounding, scaling, and saturation into the final destination format. The source data is in the vector register group specified by vs2. The scaling shift amount value can come from a vector register group vs1, a scalar integer register rs1, or a zero-extended 5-bit immediate. The low lg2(2\*SEW) bits of the vector or scalar shift-amount value (e.g., the low 6 bits for a SEW=64-bit to SEW=32-bit narrowing operation) are used to control the right shift amount, which provides the scaling.

```
# Narrowing unsigned clip
# SEW 2*SEW SEW
vnclipu.wv vd, vs2, vs1, vm # vd[i] = clip(roundoff_unsigned(vs2[i], vs1[i]))
vnclipu.wx vd, vs2, rs1, vm # vd[i] = clip(roundoff_unsigned(vs2[i], x[rs1]))
vnclipu.wi vd, vs2, uimm, vm # vd[i] = clip(roundoff_unsigned(vs2[i], uimm))

# Narrowing signed clip
vnclip.wv vd, vs2, vs1, vm # vd[i] = clip(roundoff_signed(vs2[i], vs1[i]))
vnclip.wx vd, vs2, rs1, vm # vd[i] = clip(roundoff_signed(vs2[i], x[rs1]))
vnclip.wi vd, vs2, uimm, vm # vd[i] = clip(roundoff_signed(vs2[i], uimm))
```

For vnclipu/vnclip, the rounding mode is specified in the vxrm CSR. Rounding occurs around the least-significant bit of the destination and before saturation.

For **vnclipu**, the shifted rounded source value is treated as an unsigned integer and saturates if the result would overflow the destination viewed as an unsigned integer.



There is no single instruction that can saturate a signed value into an unsigned destination. A sequence of two vector instructions that first removes negative numbers by performing a max

against O using vmax then clips the resulting unsigned value into the destination using vnclipu can be used if setting vxsat value for negative numbers is not required. A vsetvli is required between these two instructions to change SEW.

For **vnclip**, the shifted rounded source value is treated as a signed integer and saturates if the result would overflow the destination viewed as a signed integer.

If any destination element is saturated, the vxsat bit is set in the vxsat register.

## 2.13. Vector Floating-Point Instructions

The standard vector floating-point instructions treat elements as IEEE-754/2008-compatible values. If the EEW of a vector floating-point operand does not correspond to a supported IEEE floating-point type, the instruction encoding is reserved.



Whether floating-point is supported, and for which element widths, is determined by the specific vector extension. The current set of extensions include support for 32-bit and 64-bit floating-point values. When 16-bit and 128-bit element widths are added, they will be also be treated as IEEE-754/2008-compatible values. Other floating-point formats may be supported in future extensions.

Vector floating-point instructions require the presence of base scalar floating-point extensions corresponding to the supported vector floating-point element widths.



In particular, future vector extensions supporting 16-bit half-precision floating-point values will also require some scalar half-precision floating-point support.

If the floating-point unit status field mstatus.FS is Off then any attempt to execute a vector floating-point instruction will raise an illegal-instruction exception. Any vector floating-point instruction that modifies any floating-point extension state (i.e., floating-point CSRs or f registers) must set mstatus.FS to Dirty.

If the hypervisor extension is implemented and V=1, the vsstatus.FS field is additionally in effect for vector floating-point instructions. If vsstatus.FS or mstatus.FS is Off then any attempt to execute a vector floating-point instruction will raise an illegal-instruction exception. Any vector floating-point instruction that modifies any floating-point extension state (i.e., floating-point CSRs or f registers) must set both mstatus.FS and vsstatus.FS to Dirty.

The vector floating-point instructions have the same behavior as the scalar floating-point instructions with regard to NaNs.

Scalar values for floating-point vector-scalar operations are sourced as described in Section 2.10.1.

#### 2.13.1. Vector Floating-Point Exception Flags

A vector floating-point exception at any active floating-point element sets the standard FP exception flags in the fflags register. Inactive elements do not set FP exception flags.

## 2.13.2. Vector Single-Width Floating-Point Add/Subtract Instructions

```
# Floating-point add
vfadd.vv vd, vs2, vs1, vm  # Vector-vector
vfadd.vf vd, vs2, rs1, vm  # vector-scalar
```

```
# Floating-point subtract
vfsub.vv vd, vs2, vs1, vm  # Vector-vector
vfsub.vf vd, vs2, rs1, vm  # Vector-scalar vd[i] = vs2[i] - f[rs1]
vfrsub.vf vd, vs2, rs1, vm  # Scalar-vector vd[i] = f[rs1] - vs2[i]
```

### 2.13.3. Vector Widening Floating-Point Add/Subtract Instructions

```
# Widening FP add/subtract, 2*SEW = SEW +/- SEW
vfwadd.vv vd, vs2, vs1, vm  # vector-vector
vfwadd.vf vd, vs2, rs1, vm  # vector-scalar
vfwsub.vv vd, vs2, vs1, vm  # vector-vector
vfwsub.vf vd, vs2, rs1, vm  # vector-scalar

# Widening FP add/subtract, 2*SEW = 2*SEW +/- SEW
vfwadd.wv vd, vs2, vs1, vm  # vector-vector
vfwadd.wf vd, vs2, rs1, vm  # vector-scalar
vfwsub.wv vd, vs2, vs1, vm  # vector-scalar
vfwsub.wv vd, vs2, rs1, vm  # vector-scalar
```

## 2.13.4. Vector Single-Width Floating-Point Multiply/Divide Instructions

```
# Floating-point multiply
vfmul.vv vd, vs2, vs1, vm  # Vector-vector
vfmul.vf vd, vs2, rs1, vm  # vector-scalar

# Floating-point divide
vfdiv.vv vd, vs2, vs1, vm  # Vector-vector
vfdiv.vf vd, vs2, rs1, vm  # vector-scalar

# Reverse floating-point divide vector = scalar / vector
vfrdiv.vf vd, vs2, rs1, vm  # scalar-vector, vd[i] = f[rs1]/vs2[i]
```

#### 2.13.5. Vector Widening Floating-Point Multiply

```
# Widening floating-point multiply
vfwmul.vv vd, vs2, vs1, vm # vector-vector
vfwmul.vf vd, vs2, rs1, vm # vector-scalar
```

#### 2.13.6. Vector Single-Width Floating-Point Fused Multiply-Add Instructions

All four varieties of fused multiply-add are provided, and in two destructive forms that overwrite one of the operands, either the addend or the first multiplicand.

```
# FP multiply-accumulate, overwrites addend
vfmacc.vv vd, vs1, vs2, vm # vd[i] = (vs1[i] * vs2[i]) + vd[i]
vfmacc.vf vd, rs1, vs2, vm \# vd[i] = (f[rs1] \times vs2[i]) + vd[i]
# FP negate-(multiply-accumulate), overwrites subtrahend
vfnmacc.vv vd, vs1, vs2, vm
                            \# vd[i] = -(vs1[i] * vs2[i]) - vd[i]
vfnmacc.vf vd, rs1, vs2, vm
                            \# vd[i] = -(f[rs1] * vs2[i]) - vd[i]
# FP multiply-subtract-accumulator, overwrites subtrahend
vfmsac.vv vd, vs1, vs2, vm
                            # vd[i] = (vs1[i] * vs2[i]) - vd[i]
                            # vd[i] = (f[rs1] * vs2[i]) - vd[i]
vfmsac.vf vd, rs1, vs2, vm
# FP negate-(multiply-subtract-accumulator), overwrites minuend
vfnmsac.vv vd, vs1, vs2, vm + vd[i] = -(vs1[i] * vs2[i]) + vd[i]
vfnmsac.vf vd, rs1, vs2, vm
                            # vd[i] = -(f[rs1] * vs2[i]) + vd[i]
# FP multiply-add, overwrites multiplicand
vfmadd.vv vd, vs1, vs2, vm
                            # vd[i] = (vs1[i] * vd[i]) + vs2[i]
vfmadd.vf vd, rs1, vs2, vm
                            # vd[i] = (f[rs1] * vd[i]) + vs2[i]
# FP negate-(multiply-add), overwrites multiplicand
vfnmadd.vv vd, vs1, vs2, vm + vd[i] = -(vs1[i] * vd[i]) - vs2[i]
vfnmadd.vf vd, rs1, vs2, vm
                            # vd[i] = -(f[rs1] * vd[i]) - vs2[i]
# FP multiply-sub, overwrites multiplicand
vfmsub.vv vd, vs1, vs2, vm # vd[i] = (vs1[i] * vd[i]) - vs2[i]
# FP negate-(multiply-sub), overwrites multiplicand
vfnmsub.vv vd, vs1, vs2, vm + vd[i] = -(vs1[i] * vd[i]) + vs2[i]
vfnmsub.vf vd, rs1, vs2, vm + vd[i] = -(f[rs1] * vd[i]) + vs2[i]
```



While we considered using the two unused rounding modes in the scalar FP FMA encoding to provide a few non-destructive FMAs, these would complicate microarchitectures by being the only maskable operation with three inputs and separate output.

### 2.13.7. Vector Widening Floating-Point Fused Multiply-Add Instructions

The widening floating-point fused multiply-add instructions all overwrite the wide addend with the result. The multiplier inputs are all SEW wide, while the addend and destination is 2\*SEW bits wide.

```
# FP widening multiply-accumulate, overwrites addend
vfwmacc.vv vd, vs1, vs2, vm  # vd[i] = (vs1[i] * vs2[i]) + vd[i]
vfwmacc.vf vd, rs1, vs2, vm  # vd[i] = (f[rs1] * vs2[i]) + vd[i]

# FP widening negate-(multiply-accumulate), overwrites addend
vfwnmacc.vv vd, vs1, vs2, vm  # vd[i] = -(vs1[i] * vs2[i]) - vd[i]
vfwnmacc.vf vd, rs1, vs2, vm  # vd[i] = -(f[rs1] * vs2[i]) - vd[i]
```

```
# FP widening multiply-subtract-accumulator, overwrites addend
vfwmsac.vv vd, vs1, vs2, vm  # vd[i] = (vs1[i] * vs2[i]) - vd[i]
vfwmsac.vf vd, rs1, vs2, vm  # vd[i] = (f[rs1] * vs2[i]) - vd[i]

# FP widening negate-(multiply-subtract-accumulator), overwrites addend
vfwnmsac.vv vd, vs1, vs2, vm  # vd[i] = -(vs1[i] * vs2[i]) + vd[i]
vfwnmsac.vf vd, rs1, vs2, vm  # vd[i] = -(f[rs1] * vs2[i]) + vd[i]
```

#### 2.13.8. Vector Floating-Point Square-Root Instruction

This is a unary vector-vector instruction.

```
# Floating-point square root
vfsqrt.v vd, vs2, vm # Vector-vector square root
```

# 2.13.9. Vector Floating-Point Reciprocal Square-Root Estimate Instruction

```
# Floating-point reciprocal square-root estimate to 7 bits. vfrsqrt7.v vd, vs2, vm
```

This is a unary vector-vector instruction that returns an estimate of 1/sqrt(x) accurate to 7 bits.



An earlier draft version had used the assembler name vfrsqrte7 but this was deemed to cause confusion with the ex notation for element width. The earlier name can be retained as alias in tool chains for backward compatibility.

The following table describes the instruction's behavior for all classes of floating-point inputs:

Input	Output	Exceptions raised
$-\infty \le \chi < -0.0$	canonical NaN	NV
-0.0	-∞	DZ
+0.0	+∞	DZ
$+0.0 < \chi < +\infty$	estimate of 1/sqrt(x)	
+∞	+0.0	
qNaN	canonical NaN	
sNaN	canonical NaN	NV

- All positive normal and subnormal inputs produce normal outputs.
- **1** The output value is independent of the dynamic rounding mode.

For the non-exceptional cases, the low bit of the exponent and the six high bits of significand (after the leading one) are concatenated and used to address the following table. The output of the table becomes the seven high bits of the result significand (after the leading one); the remainder of the result significand is zero. Subnormal inputs are normalized and the exponent adjusted appropriately before the lookup. The output exponent is chosen to make the result approximate the reciprocal of the square root of the

argument.

More precisely, the result is computed as follows. Let the normalized input exponent be equal to the input exponent if the input is normal, or O minus the number of leading zeros in the significand otherwise. If the input is subnormal, the normalized input significand is given by shifting the input significand left by 1 minus the normalized input exponent, discarding the leading 1 bit. The output exponent equals floor((3\*B-1-the normalized input exponent)/2), where B is the exponent bias. The output sign equals the input sign.

The following table gives the seven MSBs of the output significand as a function of the LSB of the normalized input exponent and the six MSBs of the normalized input significand; the other bits of the output significand are zero.

*Table 17. vfrsqrt7.v common-case lookup table contents* 

exp[0]	sig[MSB -: 6]	sig_out[MSB -: 7]
0	0	52
0	1	51
0	2	50
0	3	48
0	4	47
0	5	46
O	6	44
0	7	43
0	8	42
O	9	41
0	10	40
0	11	39
O	12	38
O	13	36
0	14	35
0	15	34
O	16	33
0	17	32
0	18	31
0	19	30
0	20	30
0	21	29
О	22	28
О	23	27
0	24	26
0	25	25
0	26	24
0	27	23
0	28	23
0	29	22

0       30       21         0       31       20         0       32       19         0       33       19         0       34       18         0       35       17         0       36       16         0       37       16         0       38       15         0       39       14         0       40       14         0       41       13         0       42       12         0       43       12         0       44       11         0       45       10         0       46       10         0       47       9         0       48       9         0       49       8         0       50       7         0       51       7         0       52       6         0       53       6         0       56       4         0       56       4         0       56       4         0       58       3         0	exp[0]	sig[MSB -: 6]	sig_out[MSB -: 7]
0       32       19         0       33       19         0       34       18         0       35       17         0       36       16         0       37       16         0       38       15         0       39       14         0       40       14         0       41       13         0       42       12         0       43       12         0       44       11         0       45       10         0       46       10         0       47       9         0       48       9         0       49       8         0       50       7         0       51       7         0       52       6         0       53       6         0       54       5         0       56       4         0       56       4         0       57       3         0       62       1         0       63       0         1	O	30	21
0       34       18         0       34       18         0       35       17         0       36       16         0       37       16         0       38       15         0       39       14         0       40       14         0       41       13         0       42       12         0       43       12         0       44       11         0       45       10         0       46       10         0       47       9         0       48       9         0       49       8         0       50       7         0       51       7         0       52       6         0       53       6         0       54       5         0       56       4         0       56       4         0       57       3         0       58       3         0       59       2         0       60       2         0	O	31	20
0       34       18         0       35       17         0       36       16         0       37       16         0       38       15         0       39       14         0       40       14         0       41       13         0       42       12         0       43       12         0       44       11         0       45       10         0       46       10         0       46       10         0       47       9         0       48       9         0       49       8         0       50       7         0       51       7         0       52       6         0       53       6         0       54       5         0       56       4         0       57       3         0       58       3         0       59       2         0       60       2         0       63       0         1	O	32	19
0       35       17         0       36       16         0       37       16         0       38       15         0       39       14         0       40       14         0       41       13         0       42       12         0       43       12         0       44       11         0       45       10         0       46       10         0       46       10         0       47       9         0       48       9         0       49       8         0       50       7         0       51       7         0       52       6         0       53       6         0       54       5         0       56       4         0       56       4         0       56       4         0       59       2         0       60       2         0       61       1         0       63       0         1       <	O	33	19
0       36       16         0       37       16         0       38       15         0       39       14         0       40       14         0       41       13         0       42       12         0       43       12         0       44       11         0       45       10         0       46       10         0       47       9         0       48       9         0       49       8         0       50       7         0       51       7         0       52       6         0       53       6         0       54       5         0       56       4         0       56       4         0       57       3         0       58       3         0       59       2         0       61       1         0       63       0         1       0       127         1       1       125         1       <	O	34	18
0       37       16         0       38       15         0       39       14         0       40       14         0       40       14         0       41       13         0       42       12         0       43       12         0       44       11         0       45       10         0       46       10         0       47       9         0       48       9         0       49       8         0       50       7         0       51       7         0       52       6         0       53       6         0       54       5         0       56       4         0       56       4         0       57       3         0       58       3         0       59       2         0       61       1         0       62       1         0       63       0         1       0       127         1 <t< td=""><td>0</td><td>35</td><td>17</td></t<>	0	35	17
0       38       15         0       39       14         0       40       14         0       41       13         0       42       12         0       43       12         0       44       11         0       45       10         0       46       10         0       47       9         0       48       9         0       49       8         0       50       7         0       51       7         0       52       6         0       53       6         0       54       5         0       55       4         0       56       4         0       57       3         0       58       3         0       59       2         0       60       2         0       61       1         0       63       0         1       0       127         1       1       125         1       2       123         1 <t< td=""><td>0</td><td>36</td><td>16</td></t<>	0	36	16
0       39       14         0       40       14         0       41       13         0       42       12         0       43       12         0       44       11         0       45       10         0       46       10         0       47       9         0       48       9         0       49       8         0       50       7         0       51       7         0       52       6         0       53       6         0       54       5         0       56       4         0       56       4         0       57       3         0       58       3         0       59       2         0       60       2         0       61       1         0       62       1         0       63       0         1       0       127         1       1       125         1       2       123         1 <td< td=""><td>0</td><td>37</td><td>16</td></td<>	0	37	16
0       40       14         0       41       13         0       42       12         0       43       12         0       44       11         0       45       10         0       46       10         0       47       9         0       48       9         0       49       8         0       50       7         0       51       7         0       52       6         0       53       6         0       54       5         0       56       4         0       56       4         0       58       3         0       58       3         0       59       2         0       60       2         0       61       1         0       62       1         0       63       0         1       0       127         1       1       125         1       2       123         1       3       121	0	38	15
0       41       13         0       42       12         0       43       12         0       44       11         0       45       10         0       46       10         0       47       9         0       48       9         0       49       8         0       50       7         0       51       7         0       52       6         0       53       6         0       54       5         0       56       4         0       56       4         0       57       3         0       58       3         0       59       2         0       60       2         0       61       1         0       62       1         0       63       0         1       0       127         1       1       125         1       2       123         1       3       121	0	39	14
0       42       12         0       43       12         0       44       11         0       45       10         0       46       10         0       47       9         0       48       9         0       49       8         0       50       7         0       51       7         0       52       6         0       53       6         0       54       5         0       56       4         0       56       4         0       57       3         0       58       3         0       59       2         0       61       1         0       62       1         0       63       0         1       0       127         1       1       125         1       2       123         1       3       121	0	40	14
0       43       12         0       44       11         0       45       10         0       46       10         0       47       9         0       48       9         0       49       8         0       50       7         0       51       7         0       52       6         0       53       6         0       54       5         0       56       4         0       56       4         0       57       3         0       58       3         0       59       2         0       61       1         0       62       1         0       63       0         1       0       127         1       1       125         1       2       123         1       3       121	0	41	13
0       44       11         0       45       10         0       46       10         0       47       9         0       48       9         0       49       8         0       50       7         0       51       7         0       52       6         0       53       6         0       54       5         0       55       4         0       56       4         0       57       3         0       58       3         0       59       2         0       60       2         0       61       1         0       63       0         1       0       127         1       1       125         1       2       123         1       3       121	О	42	12
0       45       10         0       46       10         0       47       9         0       48       9         0       49       8         0       50       7         0       51       7         0       52       6         0       53       6         0       54       5         0       55       4         0       56       4         0       57       3         0       58       3         0       59       2         0       60       2         0       61       1         0       63       0         1       0       127         1       1       125         1       2       123         1       3       121	0	43	12
0       46       10         0       47       9         0       48       9         0       49       8         0       50       7         0       51       7         0       52       6         0       53       6         0       54       5         0       56       4         0       57       3         0       58       3         0       59       2         0       60       2         0       61       1         0       63       0         1       0       127         1       1       125         1       2       123         1       3       121	0	44	11
0       47       9         0       48       9         0       49       8         0       50       7         0       51       7         0       52       6         0       53       6         0       54       5         0       55       4         0       56       4         0       57       3         0       58       3         0       59       2         0       60       2         0       61       1         0       63       0         1       0       127         1       1       125         1       2       123         1       3       121	0	45	10
0       48       9         0       49       8         0       50       7         0       51       7         0       52       6         0       53       6         0       54       5         0       55       4         0       56       4         0       57       3         0       58       3         0       59       2         0       60       2         0       61       1         0       62       1         0       63       0         1       0       127         1       1       125         1       2       123         1       3       121	0	46	10
0       49       8         0       50       7         0       51       7         0       52       6         0       53       6         0       54       5         0       55       4         0       56       4         0       57       3         0       58       3         0       59       2         0       60       2         0       61       1         0       62       1         0       63       0         1       0       127         1       1       125         1       2       123         1       3       121	0	47	9
0       50       7         0       51       7         0       52       6         0       53       6         0       54       5         0       55       4         0       56       4         0       57       3         0       58       3         0       59       2         0       60       2         0       61       1         0       62       1         0       63       0         1       0       127         1       1       125         1       2       123         1       3       121	0	48	9
0       51       7         0       52       6         0       53       6         0       54       5         0       55       4         0       56       4         0       57       3         0       58       3         0       59       2         0       60       2         0       61       1         0       62       1         0       63       0         1       0       127         1       1       125         1       2       123         1       3       121	0	49	8
0       52       6         0       53       6         0       54       5         0       55       4         0       56       4         0       57       3         0       58       3         0       59       2         0       60       2         0       61       1         0       62       1         0       63       0         1       0       127         1       1       125         1       2       123         1       3       121	0	50	7
0       53       6         0       54       5         0       55       4         0       56       4         0       57       3         0       58       3         0       59       2         0       60       2         0       61       1         0       62       1         0       63       0         1       0       127         1       1       125         1       2       123         1       3       121	0	51	7
0       54       5         0       55       4         0       56       4         0       57       3         0       58       3         0       59       2         0       60       2         0       61       1         0       62       1         0       63       0         1       0       127         1       1       125         1       2       123         1       3       121	0	52	6
0       55       4         0       56       4         0       57       3         0       58       3         0       59       2         0       60       2         0       61       1         0       62       1         0       63       0         1       0       127         1       1       125         1       2       123         1       3       121	0	53	6
0       56       4         0       57       3         0       58       3         0       59       2         0       60       2         0       61       1         0       62       1         0       63       0         1       0       127         1       1       125         1       2       123         1       3       121	0	54	5
0       57       3         0       58       3         0       59       2         0       60       2         0       61       1         0       62       1         0       63       0         1       0       127         1       1       125         1       2       123         1       3       121	0	55	4
0       58       3         0       59       2         0       60       2         0       61       1         0       62       1         0       63       0         1       0       127         1       1       125         1       2       123         1       3       121	0	56	4
0       59       2         0       60       2         0       61       1         0       62       1         0       63       0         1       0       127         1       1       125         1       2       123         1       3       121	0	57	3
0       60       2         0       61       1         0       62       1         0       63       0         1       0       127         1       1       125         1       2       123         1       3       121	0	58	3
0       61       1         0       62       1         0       63       0         1       0       127         1       1       125         1       2       123         1       3       121	0	59	2
0       62       1         0       63       0         1       0       127         1       1       125         1       2       123         1       3       121	0	60	2
0     63     0       1     0     127       1     1     125       1     2     123       1     3     121	О	61	1
1     0     127       1     1     125       1     2     123       1     3     121	О	62	1
1     1     125       1     2     123       1     3     121	О	63	0
1     2     123       1     3     121	1	0	127
1 3 121	1	1	125
1 3 121	1	2	
	1	3	121
1 113	1	4	119

1 L J	OL 1	3- L 1
1	5	118
1	6	116
1	7	114
1	8	113
1	9	111
1	10	109
1	11	108
1	12	106
1	13	105
1	14	103
1	15	102
1	16	100
1	17	99
1	18	97
1	19	96
1	20	95
1	21	93
1	22	92
1	23	91
1	24	90
1	25	88
1	26	87
1	27	86
1	28	85
1	29	84
1	30	83
1	31	82
1	32	80
1	33	79
1	34	78
1	35	77
1	36	76
1	37	75
1	38	74
1	39	73
1	40	72
1	41	71
1	42	70
1	43	70

exp[0] sig[MSB -: 6] sig\_out[MSB -: 7]

exp[0]	sig[MSB -: 6]	sig_out[MSB -: 7]
1	44	69
1	45	68
1	46	67
1	47	66
1	48	65
1	49	64
1	50	63
1	51	63
1	52	62
1	53	61
1	54	60
1	55	59
1	56	59
1	57	58
1	58	57
1	59	56
1	60	56
1	61	55
1	62	54
1	63	53



For example, when SEW=32,  $vfrsqrt7(0x00718abc (\approx 1.043e-38)) = 0x5f080000 (\approx 9.800e18)$ , and  $vfrsqrt7(0x7f765432 (\approx 3.274e38)) = 0x1f820000 (\approx 5.506e-20)$ .



The 7 bit accuracy was chosen as it requires 0,1,2,3 Newton-Raphson iterations to converge to close to bfloat16, FP16, FP32, FP64 accuracy respectively. Future instructions can be defined with greater estimate accuracy.

### 2.13.10. Vector Floating-Point Reciprocal Estimate Instruction

# Floating-point reciprocal estimate to 7 bits.
vfrec7.v vd, vs2, vm



An earlier draft version had used the assembler name vfrece7 but this was deemed to cause confusion with ex notation for element width. The earlier name can be retained as alias in tool chains for backward compatibility.

This is a unary vector-vector instruction that returns an estimate of 1/x accurate to 7 bits.

The following table describes the instruction's behavior for all classes of floating-point inputs, where B is the exponent bias:

Input (x)	Rounding Mode	Output $(y \approx 1/x)$	Exceptions raised
-∞	any	-O.O	

Input (x)	Rounding Mode	Output $(y \approx 1/x)$	Exceptions raised
$-2^{B+1} < \chi \le -2^{B} $ (normal)	any	$-2^{-(B+1)} \ge y > -2^{-B}$ (subnormal, sig=01)	
$-2^{B} < \chi \le -2^{B-1} $ (normal)	any	$-2^{-B} \ge y > -2^{-B+1}$ (subnormal, sig=1)	
$-2^{B-1} < \chi \le -2^{-B+1} $ (normal)	any	$-2^{-B+1} \ge y > -2^{B-1} $ (normal)	
$-2^{-B+1} < \chi \le -2^{-B}$ (subnormal, sig=1)	any	$-2^{B-1} \ge y > -2^{B} \text{ (normal)}$	
$-2^{-B} < x \le -2^{-(B+1)}$ (subnormal, sig=01)	any	$-2^{B} \ge y > -2^{B+1}  \text{(normal)}$	
$-2^{-(B+1)} < \chi < -0.0$ (subnormal, sig=00)	RUP, RTZ	greatest-mag. negative finite value	NX, OF
$-2^{-(B+1)} < \chi < -0.0$ (subnormal, sig=00)	RDN, RNE, RMM	-∞	NX, OF
-0.0	any	-∞	DZ
+0.0	any	+∞	DZ
$+0.0 < \chi < 2^{-(B+1)}$ (subnormal, sig=00)	RUP, RNE, RMM	+∞	NX, OF
$+0.0 < \chi < 2^{-(B+1)}$ (subnormal, sig=00)	RDN, RTZ	greatest finite value	NX, OF
$2^{-(B+1)} \le x < 2^{-B}$ (subnormal, sig=01)	any	$2^{B+1} > y \ge 2^B $ (normal)	
$2^{-B} \le x < 2^{-B+1}$ (subnormal, sig=1)	any	$2^{\mathrm{B}} > y \ge 2^{\mathrm{B-1}}  (\text{normal})$	
$2^{-B+1} \le \chi < 2^{B-1} $ (normal)	any	$2^{B-1} > y \ge 2^{-B+1} \text{ (normal)}$	
$2^{B-1} \le \chi < 2^B $ (normal)	any	$2^{-B+1} > y \ge 2^{-B}$ (subnormal, sig=1)	
$2^{B} \le \chi < 2^{B+1} $ (normal)	any	$2^{-B} > y \ge 2^{-(B+1)}$ (subnormal, sig=01)	
+∞	any	+0.0	
qNaN	any	canonical NaN	
sNaN	any	canonical NaN	NV



Subnormal inputs with magnitude at least  $2^{-(B+1)}$  produce normal outputs; other subnormal inputs produce infinite outputs. Normal inputs with magnitude at least  $2^{B-1}$  produce subnormal outputs; other normal inputs produce normal outputs.



The output value depends on the dynamic rounding mode when the overflow exception is raised.

For the non-exceptional cases, the seven high bits of significand (after the leading one) are used to address the following table. The output of the table becomes the seven high bits of the result significand (after the leading one); the remainder of the result significand is zero. Subnormal inputs are normalized and the exponent adjusted appropriately before the lookup. The output exponent is chosen to make the result approximate the reciprocal of the argument, and subnormal outputs are denormalized accordingly.

More precisely, the result is computed as follows. Let the normalized input exponent be equal to the input exponent if the input is normal, or 0 minus the number of leading zeros in the significand otherwise. The normalized output exponent equals (2\*B - 1 - the normalized input exponent). If the normalized output exponent is outside the range [-1, 2\*B], the result corresponds to one of the exceptional cases in the table above.

If the input is subnormal, the normalized input significand is given by shifting the input significand left by 1 minus the normalized input exponent, discarding the leading 1 bit. Otherwise, the normalized input significand equals the input significand. The following table gives the seven MSBs of the normalized output significand as a function of the seven MSBs of the normalized input significand; the other bits of the normalized output significand are zero.

Table 18. vfrec7.v common-case lookup table contents

sig[MSB -: 7]	sig_out[MSB -: 7]
0	127
1	125
2	123
3	121
4	119
5	117
6	116
7	114
8	112
9	110
10	109
11	107
12	105
13	104
14	102
15	100
16	99
17	97
18	96
19	94
20	93
21	91
22	90
23	88
24	87
25	85
26	84
27	83
28	81
29	80
30	79
31	77
32	76
33	75
34	74
35	72
36	71
37	70
38	69

sig[MSB -: 7]	sig_out[MSB -: 7]
39	68
40	66
41	65
42	64
43	63
44	62
45	61
46	60
47	59
48	58
49	57
50	56
51	55
52	54
53	53
54	52
55	51
56	50
57	49
58	48
59	47
60	46
61	45
62	44
63	43
64	42
65	41
66	40
67	40
68	39
69	38
70	37
71	36
72	35
73	35
74	34
75	33
76	32
77	31

sig[MSB -: 7]	sig_out[MSB -: 7]
78	31
79	30
80	29
81	28
82	28
83	27
84	26
85	25
86	25
87	24
88	23
89	23
90	22
91	21
92	21
93	20
94	19
95	19
96	18
97	17
98	17
99	16
100	15
101	15
102	14
103	14
104	13
105	12
106	12
107	11
108	11
109	10
110	9
111	9
112	8
113	8
114	7
115	7
116	6

sig[MSB -: 7]	sig_out[MSB -: 7]
117	5
118	5
119	4
120	4
121	3
122	3
123	2
124	2
125	1
126	1
127	0

If the normalized output exponent is 0 or -1, the result is subnormal: the output exponent is 0, and the output significand is given by concatenating a 1 bit to the left of the normalized output significand, then shifting that quantity right by 1 minus the normalized output exponent. Otherwise, the output exponent equals the normalized output exponent, and the output significand equals the normalized output significand. The output sign equals the input sign.



For example, when SEW=32,  $vfrec7(0x00718abc\ (\approx 1.043e-38)) = 0x7e900000\ (\approx 9.570e37)$ , and  $vfrec7(0x7f765432\ (\approx 3.274e38)) = 0x00214000\ (\approx 3.053e-39)$ .



The 7 bit accuracy was chosen as it requires 0,1,2,3 Newton-Raphson iterations to converge to close to bfloat16, FP16, FP32, FP64 accuracy respectively. Future instructions can be defined with greater estimate accuracy.

### 2.13.11. Vector Floating-Point MIN/MAX Instructions

The vector floating-point  $\mathbf{vfmin}$  and  $\mathbf{vfmax}$  instructions have the same behavior as the corresponding scalar floating-point instructions in version 2.2 of the RISC-V F/D/Q extension: they perform the  $\mathbf{minimumNumber}$  or  $\mathbf{maximumNumber}$  operation on active elements.

```
# Floating-point minimum
vfmin.vv vd, vs2, vs1, vm  # Vector-vector
vfmin.vf vd, vs2, rs1, vm  # vector-scalar

# Floating-point maximum
vfmax.vv vd, vs2, vs1, vm  # Vector-vector
vfmax.vf vd, vs2, rs1, vm  # vector-scalar
```

#### 2.13.12. Vector Floating-Point Sign-Injection Instructions

Vector versions of the scalar sign-injection instructions. The result takes all bits except the sign bit from the vector **vs2** operands.

```
vfsgnj.vv vd, vs2, vs1, vm # Vector-vector
```

```
vfsgnj.vf vd, vs2, rs1, vm # vector-scalar

vfsgnjn.vv vd, vs2, vs1, vm # Vector-vector
vfsgnjn.vf vd, vs2, rs1, vm # vector-scalar

vfsgnjx.vv vd, vs2, vs1, vm # Vector-vector
vfsgnjx.vf vd, vs2, rs1, vm # vector-scalar
```



A vector of floating-point values can be negated using a sign-injection instruction with both source operands set to the same vector operand. An assembly pseudoinstruction is provided: vfneg.v vd,vs = vfsgnjn.vv vd,vs,vs.



The absolute value of a vector of floating-point elements can be calculated using a sign-injection instruction with both source operands set to the same vector operand. An assembly pseudoinstruction is provided: vfabs.v vd,vs = vfsgnjx.vv vd,vs,vs.

### 2.13.13. Vector Floating-Point Compare Instructions

These vector FP compare instructions compare two source operands and write the comparison result to a mask register. The destination mask vector is always held in a single vector register, with a layout of elements as described in Section 2.4.5. The destination mask vector register may be the same as the source vector mask register ( $v\theta$ ). Compares write mask registers, and so always operate under a tail-agnostic policy.

The compare instructions follow the semantics of the scalar floating-point compare instructions. vmfeq and vmfne raise the invalid operation exception only on signaling NaN inputs. vmflt, vmfle, vmfgt, and vmfge raise the invalid operation exception on both signaling and quiet NaN inputs. vmfne writes 1 to the destination element when either operand is NaN, whereas the other compares write 0 when either operand is NaN.

```
# Compare equal
vmfeq.vv vd, vs2, vs1, vm  # Vector-vector
vmfeq.vf vd, vs2, rs1, vm  # vector-scalar

# Compare not equal
vmfne.vv vd, vs2, vs1, vm  # Vector-vector
vmfne.vf vd, vs2, rs1, vm  # vector-scalar

# Compare less than
vmflt.vv vd, vs2, vs1, vm  # Vector-vector
vmflt.vf vd, vs2, rs1, vm  # vector-scalar

# Compare less than or equal
vmfle.vv vd, vs2, vs1, vm  # Vector-vector
vmfle.vv vd, vs2, rs1, vm  # vector-scalar

# Compare greater than
vmfgt.vf vd, vs2, rs1, vm  # vector-scalar

# Compare greater than or equal
```

vmfge.vf vd, vs2, rs1, vm # vector-scalar

Comparison	Assembler Mapping	Assembler pseudoinstruction
va < vb va <= vb	vmflt.vv vd, va, vb, vm vmfle.vv vd, va, vb, vm	
va > vb va >= vb	vmflt.vv vd, vb, va, vm vmfle.vv vd, vb, va, vm	vmfgt.vv vd, va, vb, vm vmfge.vv vd, va, vb, vm
<pre>va &lt; f va &lt;= f va &gt; f va &gt;= f</pre>	<pre>vmflt.vf vd, va, f, vm vmfle.vf vd, va, f, vm vmfgt.vf vd, va, f, vm vmfge.vf vd, va, f, vm</pre>	
•	register groups floating-point register	

- a
- Providing all forms is necessary to correctly handle unordered compares for NaNs.
- 1

C99 floating-point quiet compares can be implemented by masking the signaling compares when either input is NaN, as follows. When the comparand is a non-NaN constant, the middle two instructions can be omitted.

```
# Example of implementing isgreater()
vmfeq.vv v0, va, va  # Only set where A is not NaN.
vmfeq.vv v1, vb, vb  # Only set where B is not NaN.
vmand.mm v0, v0, v1  # Only set where A and B are ordered,
vmfgt.vv v0, va, vb, v0.t # so only set flags on ordered values.
```



In the above sequence, it is tempting to mask the second vmfeq instruction and remove the vmand instruction, but this more efficient sequence incorrectly fails to raise the invalid exception when an element of va contains a quiet NaN and the corresponding element in vb contains a signaling NaN.

#### 2.13.14. Vector Floating-Point Classify Instruction

This is a unary vector-vector instruction that operates in the same way as the scalar classify instruction.

```
vfclass.v vd, vs2, vm # Vector-vector
```

The 10-bit mask produced by this instruction is placed in the least-significant bits of the result elements. The upper (SEW-10) bits of the result are filled with zeros. The instruction is only defined for SEW=16b and above, so the result will always fit in the destination elements.

### 2.13.15. Vector Floating-Point Merge Instruction

A vector-scalar floating-point merge instruction is provided, which operates on all body elements from vstart up to the current vector length in vl regardless of mask value.

The vfmerge.vfm instruction is encoded as a masked instruction (vm=0). At elements where the mask value is zero, the first vector operand is copied to the destination element, otherwise a scalar floating-point register value is copied to the destination element.

```
vfmerge.vfm vd, vs2, rs1, v0 # vd[i] = v0.mask[i] ? f[rs1] : vs2[i]
```

## 2.13.16. Vector Floating-Point Move Instruction

The vector floating-point move instruction *splats* a floating-point scalar operand to a vector register group. The instruction copies a scalar f register value to all active elements of a vector register group. This instruction is encoded as an unmasked instruction (vm=1). The instruction must have the vs2 field set to v0, with all other values for vs2 reserved.

```
vfmv.v.f vd, rs1 # vd[i] = f[rs1]
```



The vfmv.v.f instruction shares the encoding with the vfmerge.vfm instruction, but with vm=1 and vs2=v0.

# 2.13.17. Single-Width Floating-Point/Integer Type-Convert Instructions

Conversion operations are provided to convert to and from floating-point values and unsigned and signed integers, where both source and destination are SEW wide.

```
vfcvt.xu.f.v vd, vs2, vm  # Convert float to unsigned integer.
vfcvt.x.f.v vd, vs2, vm  # Convert float to signed integer.

vfcvt.rtz.xu.f.v vd, vs2, vm  # Convert float to unsigned integer, truncating.
vfcvt.rtz.x.f.v vd, vs2, vm  # Convert float to signed integer, truncating.

vfcvt.f.xu.v vd, vs2, vm  # Convert unsigned integer to float.
vfcvt.f.x.v vd, vs2, vm  # Convert signed integer to float.
```

The conversions follow the same rules on exceptional conditions as the scalar conversion instructions. The conversions use the dynamic rounding mode in frm, except for the rtz variants, which round towards zero.



The rtz variants are provided to accelerate truncating conversions from floating-point to integer, as is common in languages like C and Java.

### 2.13.18. Widening Floating-Point/Integer Type-Convert Instructions

A set of conversion instructions is provided to convert between narrower integer and floating-point datatypes to a type of twice the width.

```
vfwcvt.xu.f.v vd, vs2, vm
                            # Convert float to double-width unsigned
integer.
vfwcvt.x.f.v vd, vs2, vm # Convert float to double-width signed integer.
vfwcvt.rtz.xu.f.v vd, vs2, vm # Convert float to double-width unsigned
integer, truncating.
vfwcvt.rtz.x.f.v vd, vs2, vm # Convert float to double-width signed integer,
truncating.
vfwcvt.f.xu.v vd, vs2, vm
                             # Convert unsigned integer to double-width
float.
vfwcvt.f.x.v vd, vs2, vm
                             # Convert signed integer to double-width float.
vfwcvt.f.f.v vd, vs2, vm
                             # Convert single-width float to double-width
float.
```

These instructions have the same constraints on vector register overlap as other widening instructions (see Section 2.10.2).

- A double-width IEEE floating-point value can always represent a single-width integer exactly.
- A double-width IEEE floating-point value can always represent a single-width IEEE floating-point value exactly.
- A full set of floating-point widening conversions is not supported as single instructions, but any widening conversion can be implemented as several doubling steps with equivalent results and no additional exception flags raised.

# 2.13.19. Narrowing Floating-Point/Integer Type-Convert Instructions

A set of conversion instructions is provided to convert wider integer and floating-point datatypes to a type of half the width

```
vfncvt.xu.f.w vd, vs2, vm
                             # Convert double-width float to unsigned
integer.
vfncvt.x.f.w vd, vs2, vm # Convert double-width float to signed integer.
vfncvt.rtz.xu.f.w vd, vs2, vm # Convert double-width float to unsigned
integer, truncating.
vfncvt.rtz.x.f.w vd, vs2, vm # Convert double-width float to signed integer,
truncating.
vfncvt.f.xu.w vd, vs2, vm
                             # Convert double-width unsigned integer to
float.
vfncvt.f.x.w vd, vs2, vm # Convert double-width signed integer to float.
vfncvt.f.f.w vd, vs2, vm # Convert double-width float to single-width
float.
vfncvt.rod.f.f.w vd, vs2, vm # Convert double-width float to single-width
float,
```

#### # rounding towards odd.

These instructions have the same constraints on vector register overlap as other narrowing instructions (see Section 2.10.3).



A full set of floating-point narrowing conversions is not supported as single instructions. Conversions can be implemented in a sequence of halving steps. Results are equivalently rounded and the same exception flags are raised if all but the last halving step use round-towards-odd (vfncvt.rod.f.f.w). Only the final step should use the desired rounding mode.



For **vfncvt.rod.f.f.w**, a finite value that exceeds the range of the destination format is converted to the destination format's largest finite value with the same sign.

# 2.14. Vector Reduction Operations

Vector reduction operations take a vector register group of elements and a scalar held in element 0 of a vector register, and perform a reduction using some binary operator, to produce a scalar result in element 0 of a vector register. The scalar input and output operands are held in element 0 of a single vector register, not a vector register group, so any vector register can be the scalar source or destination of a vector reduction regardless of LMUL setting.

The destination vector register can overlap the source operands, including the mask register.



Vector reductions read and write the scalar operand and result into element O of a vector register instead of a scalar register to avoid a loss of decoupling with the scalar processor, and to support future polymorphic use with future types not supported in the scalar unit.

Inactive elements from the source vector register group are excluded from the reduction, but the scalar operand is always included regardless of the mask values.

The other elements in the destination vector register ( 0 < index < VLEN/SEW) are considered the tail and are managed with the current tail agnostic/undisturbed policy.

If vl=0, no operation is performed and the destination register is not updated.



This choice of behavior for vl=0 reduces implementation complexity as it is consistent with other operations on vector register state. For the common case that the source and destination scalar operand are the same vector register, this behavior also produces the expected result. For the uncommon case that the source and destination scalar operand are in different vector registers, this instruction will not copy the source into the destination when vl=0. However, it is expected that in most of these cases it will be statically known that vl is not zero. In other cases, a check for vl=0 will have to be added to ensure that the source scalar is copied to the destination (e.g., by explicitly setting vl=1 and performing a register-register copy).

Traps on vector reduction instructions are always reported with a **vstart** of O. Vector reduction operations raise an illegal-instruction exception if **vstart** is non-zero.

The assembler syntax for a reduction operation is **vredop.vs**, where the **.vs** suffix denotes the first operand is a vector register group and the second operand is a scalar stored in element O of a vector register.

# 2.14.1. Vector Single-Width Integer Reduction Instructions

All operands and results of single-width reduction instructions have the same SEW width. Overflows wrap

around on arithmetic sums.

```
# Simple reductions, where [*] denotes all active elements:
vredsum.vs vd, vs2, vs1, vm  # vd[0] = sum( vs1[0] , vs2[*] )
vredmaxu.vs vd, vs2, vs1, vm  # vd[0] = maxu( vs1[0] , vs2[*] )
vredmax.vs vd, vs2, vs1, vm  # vd[0] = max( vs1[0] , vs2[*] )
vredminu.vs vd, vs2, vs1, vm  # vd[0] = minu( vs1[0] , vs2[*] )
vredmin.vs vd, vs2, vs1, vm  # vd[0] = min( vs1[0] , vs2[*] )
vredand.vs vd, vs2, vs1, vm  # vd[0] = and( vs1[0] , vs2[*] )
vredor.vs vd, vs2, vs1, vm  # vd[0] = or( vs1[0] , vs2[*] )
vredxor.vs vd, vs2, vs1, vm  # vd[0] = xor( vs1[0] , vs2[*] )
```

### 2.14.2. Vector Widening Integer Reduction Instructions

The unsigned vwredsumu.vs instruction zero-extends the SEW-wide vector elements before summing them, then adds the 2\*SEW-width scalar element, and stores the result in a 2\*SEW-width scalar element.

The vwredsum.vs instruction sign-extends the SEW-wide vector elements before summing them.

For both vwredsumu.vs and vwredsum.vs, overflows wrap around.

```
# Unsigned sum reduction into double-width accumulator
vwredsumu.vs vd, vs2, vs1, vm # 2*SEW = 2*SEW + sum(zero-extend(SEW))
# Signed sum reduction into double-width accumulator
vwredsum.vs vd, vs2, vs1, vm # 2*SEW = 2*SEW + sum(sign-extend(SEW))
```

#### 2.14.3. Vector Single-Width Floating-Point Reduction Instructions

```
# Simple reductions.
vfredosum.vs vd, vs2, vs1, vm # Ordered sum
vfredusum.vs vd, vs2, vs1, vm # Unordered sum
vfredmax.vs vd, vs2, vs1, vm # Maximum value
vfredmin.vs vd, vs2, vs1, vm # Minimum value
```

a

Older assembler mnemonic vfredsum is retained as alias for vfredusum.

#### 2.14.3.1. Vector Ordered Single-Width Floating-Point Sum Reduction

The vfredosum instruction must sum the floating-point values in element order, starting with the scalar in vs1[0]--that is, it performs the computation:

```
vd[0] = `(((vs1[0] + vs2[0]) + vs2[1]) + ...) + vs2[vl-1]`
```

where each addition operates identically to the scalar floating-point instructions in terms of raising

exception flags and generating or propagating special values.



The ordered reduction supports compiler auto-vectorization, while the unordered FP sum allows for faster implementations.

When the operation is masked (vm=0), the masked-off elements do not affect the result or the exception flags.



If no elements are active, no additions are performed, so the scalar in vs1[0] is simply copied to the destination register, without canonicalizing NaN values and without setting any exception flags. This behavior preserves the handling of NaNs, exceptions, and rounding when auto-vectorizing a scalar summation loop.

#### 2.14.3.2. Vector Unordered Single-Width Floating-Point Sum Reduction

The unordered sum reduction instruction, **vfredusum**, provides an implementation more freedom in performing the reduction.

The implementation must produce a result equivalent to a reduction tree composed of binary operator nodes, with the inputs being elements from the source vector register group (vs2) and the source scalar value (vs1[0]). Each operator in the tree accepts two inputs and produces one result. Each operator first computes an exact sum as a RISC-V scalar floating-point addition with infinite exponent range and precision, then converts this exact sum to a floating-point format with range and precision each at least as great as the element floating-point format indicated by SEW, rounding using the currently active floating-point dynamic rounding mode and raising exception flags as necessary. A different floating-point range and precision may be chosen for the result of each operator. A node where one input is derived only from elements masked-off or beyond the active vector length may either treat that input as the additive identity of the appropriate EEW or simply copy the other input to its output. The rounded result from the root node in the tree is converted (rounded again, using the dynamic rounding mode) to the standard floating-point format indicated by SEW. An implementation is allowed to add an additional additive identity to the final result.

The additive identity is +0.0 when rounding down (towards  $-\infty$ ) or -0.0 for all other rounding modes.

The reduction tree structure must be deterministic for a given value in vtype and vl.



As a consequence of this definition, implementations need not propagate NaN payloads through the reduction tree when no elements are active. In particular, if no elements are active and the scalar input is NaN, implementations are permitted to canonicalize the NaN and, if the NaN is signaling, set the invalid exception flag. Implementations are alternatively permitted to pass through the original NaN and set no exception flags, as with vfredosum.



The vfredosum instruction is a valid implementation of the vfredusum instruction.

#### 2.14.3.3. Vector Single-Width Floating-Point Max and Min Reductions

The vfredmin and vfredmax instructions reduce the scalar argument in vs1[0] and active elements in vs2 using the minimumNumber and maximumNumber operations, respectively.



Floating-point max and min reductions should return the same final value and raise the same exception flags regardless of operation order.



If no elements are active, the scalar in vs1[0] is simply copied to the destination register, without canonicalizing NaN values and without setting any exception flags.

## 2.14.4. Vector Widening Floating-Point Reduction Instructions

Widening forms of the sum reductions are provided that read and write a double-width reduction result.

```
# Simple reductions.
vfwredosum.vs vd, vs2, vs1, vm # Ordered sum
vfwredusum.vs vd, vs2, vs1, vm # Unordered sum
```

**a** 

Older assembler mnemonic vfwredsum is retained as alias for vfwredusum.

The reduction of the SEW-width elements is performed as in the single-width reduction case, with the elements in vs2 promoted to 2\*SEW bits before adding to the 2\*SEW-bit accumulator.



vfwredosum.vs handles inactive elements and NaN payloads analogously to vfredosum.vs; vfwredusum.vs does so analogously to vfredusum.vs.

## 2.15. Vector Mask Instructions

Several instructions are provided to help operate on mask values held in a vector register.

## 2.15.1. Vector Mask-Register Logical Instructions

Vector mask-register logical operations operate on mask registers. Each element in a mask register is a single bit, so these instructions all operate on single vector registers regardless of the setting of the vlmul field in vtype. They do not change the value of vlmul. The destination vector register may be the same as either source vector register.

As with other vector instructions, the elements with indices less than **vstart** are unchanged, and **vstart** is reset to zero after execution. Vector mask logical instructions are always unmasked, so there are no inactive elements, and the encodings with **vm=0** are reserved. Mask elements past **vl**, the tail elements, are always updated with a tail-agnostic policy.

```
vmand.mm vd, vs2, vs1 # vd.mask[i] = vs2.mask[i] && vs1.mask[i]
vmnand.mm vd, vs2, vs1 # vd.mask[i] = !(vs2.mask[i] && vs1.mask[i])
vmandn.mm vd, vs2, vs1 # vd.mask[i] = vs2.mask[i] && !vs1.mask[i]
vmxor.mm vd, vs2, vs1 # vd.mask[i] = vs2.mask[i] ^^ vs1.mask[i]
vmor.mm vd, vs2, vs1 # vd.mask[i] = vs2.mask[i] || vs1.mask[i]
vmnor.mm vd, vs2, vs1 # vd.mask[i] = !(vs2.mask[i] || vs1.mask[i])
vmorn.mm vd, vs2, vs1 # vd.mask[i] = vs2.mask[i] || !vs1.mask[i]
vmxnor.mm vd, vs2, vs1 # vd.mask[i] = !(vs2.mask[i] || !vs1.mask[i])
```



The previous assembler mnemonics vmandnot and vmornot have been changed to vmandn and vmorn to be consistent with the equivalent scalar instructions. The old vmandnot and vmornot mnemonics can be retained as assembler aliases for compatibility.

Several assembler pseudoinstructions are defined as shorthand for common uses of mask logical operations:

```
vmmv.m vd, vs => vmand.mm vd, vs, vs # Copy mask register
```

```
vmclr.m vd => vmxor.mm vd, vd, vd # Clear mask register
vmset.m vd => vmxnor.mm vd, vd, vd # Set mask register
vmnot.m vd, vs => vmnand.mm vd, vs, vs # Invert bits
```



The vmmv.m instruction was previously called vmcpy.m, but with new layout it is more consistent to name as a "mv" because bits are copied without interpretation. The vmcpy.m assembler pseudoinstruction can be retained for compatibility. For implementations that internally rearrange bits according to EEW, a vmmv.m instruction with same source and destination can be used as idiom to force an internal reformat into a mask vector.

The set of eight mask logical instructions can generate any of the 16 possibly binary logical functions of the two input masks:

inputs				
0	0	1	1	src1
О	1	0	1	src2

outp	ut			instruction	pseudoinstruction
0	О	О	О	vmxor.mm vd, vd, vd	vmclr.m vd
1	0	О	0	vmnor.mm vd, src1, src2	
0	1	О	О	vmandn.mm vd, src2, src1	
1	1	О	О	vmnand.mm vd, src1, src1	vmnot.m vd, src1
0	0	1	О	vmandn.mm vd, src1, src2	
1	О	1	О	vmnand.mm vd, src2, src2	vmnot.m vd, src2
0	1	1	0	vmxor.mm vd, src1, src2	
1	1	1	О	vmnand.mm vd, src1, src2	
0	О	0	1	vmand.mm vd, src1, src2	
1	О	О	1	vmxnor.mm vd, src1, src2	
О	1	0	1	vmand.mm vd, src2, src2	vmmv.m vd, src2
1	1	О	1	vmorn.mm vd, src2, src1	
О	О	1	1	vmand.mm vd, src1, src1	vmmv.m vd, src1
1	О	1	1	vmorn.mm vd, src1, src2	
0	1	1	1	vmor.mm vd, src1, src2	
1	1	1	1	vmxnor.mm vd, vd, vd	vmset.m vd



The vector mask logical instructions are designed to be easily fused with a following masked vector operation to effectively expand the number of predicate registers by moving values into v0 before use.

### 2.15.2. Vector count population in mask vcpop.m

```
vcpop.m rd, vs2, vm
```



This instruction previously had the assembler mnemonic vpopc.m but was renamed to be

consistent with the scalar instruction. The assembler instruction alias **vpopc.m** is being retained for software compatibility.

The source operand is a single vector register holding mask register values as described in Section 2.4.5.

The vcpop.m instruction counts the number of mask elements of the active elements of the vector source mask register that have the value 1 and writes the result to a scalar x register.

The operation can be performed under a mask, in which case only the masked elements are counted.

```
vcpop.m rd, vs2, v0.t # x[rd] = sum_i ( vs2.mask[i] && v0.mask[i] )
```

The vcpop.m instruction writes x[rd] even if vl=0 (with the value 0, since no mask elements are active).

Traps on vcpop.m are always reported with a vstart of O. The vcpop.m instruction will raise an illegal-instruction exception if vstart is non-zero.

#### 2.15.3. vfirst find-first-set mask bit

```
vfirst.m rd, vs2, vm
```

The **vfirst** instruction finds the lowest-numbered active element of the source mask vector that has the value 1 and writes that element's index to a GPR. If no active element has the value 1, -1 is written to the GPR.



Software can assume that any negative value (highest bit set) corresponds to no element found, as vector lengths will never reach  $2^{(XLEN-1)}$  on any implementation.

The vfirst.m instruction writes x[rd] even if vl=0 (with the value -1, since no mask elements are active).

Traps on **vfirst** are always reported with a **vstart** of 0. The **vfirst** instruction will raise an illegal-instruction exception if **vstart** is non-zero.

#### 2.15.4. vmsbf.m set-before-first mask bit

The vmsbf.m instruction takes a mask register as input and writes results to a mask register. The instruction writes a 1 to all active mask elements before the first active source element that is a 1, then writes a 0 to that element and all following active elements. If there is no set bit in the active elements of the source vector, then all active elements in the destination are written with a 1.

The tail elements in the destination mask register are updated under a tail-agnostic policy.

Traps on **vmsbf.m** are always reported with a **vstart** of O. The **vmsbf** instruction will raise an illegal-instruction exception if **vstart** is non-zero.

The destination register cannot overlap the source register and, if masked, cannot overlap the mask register ('v0').

## 2.15.5. vmsif.m set-including-first mask bit

The vector mask set-including-first instruction is similar to set-before-first, except it also includes the element with a set bit.

```
vmsif.m vd, vs2, vm
# Example
    7 6 5 4 3 2 1 0
                     Element number
    1 0 0 1 0 1 0 0
                      v3 contents
                      vmsif.m v2, v3
   0 0 0 0 0 1 1 1
                     v2 contents
    10010101
                     v3 contents
                      vmsif.m v2, v3
    0 0 0 0 0 0 0 1
    1 1 0 0 0 0 1 1
                     v0 vcontents
    1 0 0 1 0 1 0 0
                      v3 contents
                     vmsif.m v2, v3, v0.t
                     v2 contents
    1 1 x x x x x 1 1
```

The tail elements in the destination mask register are updated under a tail-agnostic policy.

Traps on **vmsif.m** are always reported with a **vstart** of O. The **vmsif** instruction will raise an illegal-instruction exception if **vstart** is non-zero.

The destination register cannot overlap the source register and, if masked, cannot overlap the mask register ('v0').

#### 2.15.6. vmsof.m set-only-first mask bit

The vector mask set-only-first instruction is similar to set-before-first, except it only sets the first element with a bit set, if any.

```
vmsof.m vd, vs2, vm
# Example
    7 6 5 4 3 2 1 0
                      Element number
   1 0 0 1 0 1 0 0
                      v3 contents
                      vmsof.m v2, v3
   0 0 0 0 0 1 0 0
                      v2 contents
   1 0 0 1 0 1 0 1
                      v3 contents
                      vmsof.m v2, v3
   0 0 0 0 0 0 0 1
   1 1 0 0 0 0 1 1
                      v0 vcontents
   1 1 0 1 0 1 0 0
                      v3 contents
                      vmsof.m v2, v3, v0.t
                      v2 contents
   0 1 x x x x x 0 0
```

The tail elements in the destination mask register are updated under a tail-agnostic policy.

Traps on **vmsof.m** are always reported with a **vstart** of O. The **vmsof** instruction will raise an illegal-instruction exception if **vstart** is non-zero.

The destination register cannot overlap the source register and, if masked, cannot overlap the mask register ('vO').

### 2.15.7. Example using vector mask instructions

The following is an example of vectorizing a data-dependent exit loop.

```
# char* strcpy(char *dst, const char* src)
strcpy:
     mv a2, a0
                           # Copy dst
     li t0, -1
                           # Infinite AVL
loop:
   vsetvli x0, t0, e8, m8, ta, ma # Max length vectors of bytes
   vle8ff.v v8, (a1)
                          # Get src bytes
     csrr t1, vl
                          # Get number of bytes fetched
   vmseq.vi v1, v8, 0
                         # Flag zero bytes
                          # Zero found?
   vfirst.m a3, v1
```

```
add a1, a1, t1  # Bump pointer

vmsif.m v0, v1  # Set mask up to and including zero byte.

vse8.v v8, (a2), v0.t  # Write out bytes

add a2, a2, t1  # Bump pointer

bltz a3, loop  # Zero byte not found, so loop

ret
```

```
# char* strncpy(char *dst, const char* src, size_t n)
strncpy:
     mv a3, a0
                           # Copy dst
loop:
   vsetvli x0, a2, e8, m8, ta, ma
                                    # Vectors of bytes.
                           # Get src bytes
   vle8ff.v v8, (a1)
   vmseq.vi v1, v8, 0
                         # Flag zero bytes
                          # Get number of bytes fetched
     csrr t1, vl
                          # Zero found?
   vfirst.m a4, v1
   vmsbf.m v0, v1
                          # Set mask up to before zero byte.
   vse8.v v8, (a3), v0.t
                          # Write out non-zero bytes
     bgez a4, zero_tail # Zero remaining bytes.
     sub a2, a2, t1
                          # Decrement count.
     add a3, a3, t1
                          # Bump dest pointer
     add a1, a1, t1
                          # Bump src pointer
     bnez a2, loop
                          # Anymore?
     ret
zero_tail:
   sub a2, a2, a4
                    # Subtract count on non-zero bytes.
   add a3, a3, a4
                          # Advance past non-zero bytes.
                                    # Vectors of bytes.
   vsetvli t1, a2, e8, m8, ta, ma
   vmv.v.i v0, 0
                           # Splat zero.
zero_loop:
   vse8.v v0, (a3)
                           # Store zero.
     sub a2, a2, t1
                           # Decrement count.
     add a3, a3, t1
                           # Bump pointer
     vsetvli t1, a2, e8, m8, ta, ma
                                    # Vectors of bytes.
     bnez a2, zero_loop # Anymore?
     ret
```

#### 2.15.8. Vector lota Instruction

The viota.m instruction reads a source vector mask register and writes to each element of the destination vector register group the sum of all the bits of elements in the mask register whose index is less than the element, e.g., a parallel prefix sum of the mask values.

This instruction can be masked, in which case only the enabled elements contribute to the sum.

```
viota.m vd, vs2, vm
# Example
    7 6 5 4 3 2 1 0
                      Element number
   1 0 0 1 0 0 0 1
                      v2 contents
                      viota.m v4, v2 # Unmasked
   2 2 2 1 1 1 1 0
                      v4 result
   1 1 1 0 1 0 1 1
                      v0 contents
   1 0 0 1 0 0 0 1
                      v2 contents
   2 3 4 5 6 7 8 9
                      v4 contents
                      viota.m v4, v2, v0.t # Masked, vtype.vma=0
   1 1 1 5 1 7 1 0
                      v4 results
```

The result value is zero-extended to fill the destination element if SEW is wider than the result. If the result value would overflow the destination SEW, the least-significant SEW bits are retained.

Traps on viota.m are always reported with a vstart of O, and execution is always restarted from the beginning when resuming after a trap handler. An illegal-instruction exception is raised if vstart is non-zero.

The destination register group cannot overlap the source register and, if masked, cannot overlap the mask register (v0).

The viota.m instruction can be combined with memory scatter instructions (indexed stores) to perform vector compress functions.

```
# Compact non-zero elements from input memory array to output memory array
#
# size_t compact_non_zero(size_t n, const int* in, int* out)
# {
    size_t i;
#
#
    int *p = out;
#
#
    for (i=0; i<n; i++)
#
#
        const int v = *in++;
        if (v != 0)
#
#
            *p++ = v;
    }
#
#
    return (size_t) (p - out);
#
# }
#
\# a0 = n
\# a1 = &in
# a2 = &out
```

```
compact_non_zero:
                                 # Clear count of non-zero elements
   li a6, 0
loop:
                                     # 32-bit integers
   vsetvli a5, a0, e32, m8, ta, ma
   vle32.v v8, (a1)
                                  # Load input vector
     sub a0, a0, a5
                                  # Decrement number done
                                 # Multiply by four bytes
     slli a5, a5, 2
   vmsne.vi v0, v8, 0
                                  # Locate non-zero values
     add a1, a1, a5
                                 # Bump input pointer
                                 # Count number of elements set in v0
   vcpop.m a5, v0
                                 # Get destination offsets of active elements
   viota.m v16, v0
     add a6, a6, a5
                                 # Accumulate number of elements
   vsll.vi v16, v16, 2, v0.t # Multiply offsets by four bytes
     slli a5, a5, 2
                                  # Multiply number of non-zero elements by
four bytes
   vsuxei32.v v8, (a2), v16, v0.t # Scatter using scaled viota results under
mask
                                  # Bump output pointer
     add a2, a2, a5
     bnez a0, loop
                                  # Any more?
     mv a0, a6
                                  # Return count
     ret
```

#### 2.15.9. Vector Element Index Instruction

The vid.v instruction writes each element's index to the destination vector register group, from 0 to vl-1.

```
vid.v vd, vm # Write element ID to destination.
```

The instruction can be masked. Masking does not change the index value written to active elements.

The vs2 field of the instruction must be set to v0, otherwise the encoding is reserved.

The result value is zero-extended to fill the destination element if SEW is wider than the result. If the result value would overflow the destination SEW, the least-significant SEW bits are retained.



Microarchitectures can implement vid.v instruction using the same datapath as viota.m but with an implicit set mask source.

### 2.16. Vector Permutation Instructions

A range of permutation instructions are provided to move elements around within the vector registers.

## 2.16.1. Integer Scalar Move Instructions

The integer scalar read/write instructions transfer a single value between a scalar  $\mathbf{x}$  register and element 0 of a vector register. The instructions ignore LMUL and vector register groups.

```
vmv.x.s rd, vs2 # x[rd] = vs2[0] (vs1=0)
vmv.s.x vd, rs1 # vd[0] = x[rs1] (vs2=0)
```

The vmv.x.s instruction copies a single SEW-wide element from index O of the source vector register to a destination integer register. If SEW > XLEN, the least-significant XLEN bits are transferred and the upper SEW-XLEN bits are ignored. If SEW < XLEN, the value is sign-extended to XLEN bits.

1 vmv.x.s performs its operation even if vstart  $\geq$  vl or vl=0.

The vmv.s.x instruction copies the scalar integer register to element 0 of the destination vector register. If SEW < XLEN, the least-significant bits are copied and the upper XLEN-SEW bits are ignored. If SEW > XLEN, the value is sign-extended to SEW bits. The other elements in the destination vector register (0 < index < VLEN/SEW) are treated as tail elements using the current tail agnostic/undisturbed policy. If vstart  $\ge vl$ , no operation is performed and the destination register is not updated.

As a consequence, when vl=O, no elements are updated in the destination vector register group, regardless of vstart.

The encodings corresponding to the masked versions (vm=0) of vmv.x.s and vmv.s.x are reserved.

### 2.16.2. Floating-Point Scalar Move Instructions

The floating-point scalar read/write instructions transfer a single value between a scalar **f** register and element 0 of a vector register. The instructions ignore LMUL and vector register groups.

```
vfmv.f.s rd, vs2  # f[rd] = vs2[0] (rs1=0)
vfmv.s.f vd, rs1  # vd[0] = f[rs1] (vs2=0)
```

The vfmv.f.s instruction copies a single SEW-wide element from index 0 of the source vector register to a destination scalar floating-point register.

• vfmv.f.s performs its operation even if vstart  $\geq$  vl or vl=0.

The vfmv.s.f instruction copies the scalar floating-point register to element O of the destination vector register. The other elements in the destination vector register (O < index < VLEN/SEW) are treated as tail elements using the current tail agnostic/undisturbed policy. If  $vstart \ge vl$ , no operation is performed and the destination register is not updated.

As a consequence, when vl=0, no elements are updated in the destination vector register group, regardless of vstart.

The encodings corresponding to the masked versions (vm=0) of vfmv.f.s and vfmv.s.f are reserved.

### 2.16.3. Vector Slide Instructions

The slide instructions move elements up and down a vector register group.



The slide operations can be implemented much more efficiently than using the arbitrary register gather instruction. Implementations may optimize certain OFFSET values for vslideup and vslidedown. In particular, power-of-2 offsets may operate substantially faster than other offsets.

For all of the vslideup, vslidedown, v[f]slide1up, and v[f]slide1down instructions, if vstart  $\geq$  vl, the instruction performs no operation and leaves the destination vector register unchanged.



As a consequence, when vl=0, no elements are updated in the destination vector register group, regardless of vstart.

The tail agnostic/undisturbed policy is followed for tail elements.

The slide instructions may be masked, with mask element i controlling whether destination element i is written. The mask undisturbed/agnostic policy is followed for inactive elements.

#### 2.16.3.1. Vector Slide-up Instructions

For vslideup, the value in vl specifies the maximum number of destination elements that are written. The start index (OFFSET) for the destination can be either specified using an unsigned integer in the x register specified by rsl, or a 5-bit immediate, zero-extended to XLEN bits. If XLEN > SEW, OFFSET is not truncated to SEW bits. Destination elements OFFSET through vl-1 are written if unmasked and if OFFSET < vl.

The destination vector register group for vslideup cannot overlap the source vector register group, otherwise the instruction encoding is reserved.



The non-overlap constraint avoids WAR hazards on the input vectors during execution, and enables restart with non-zero vstart.

### 2.16.3.2. Vector Slide-down Instructions

```
vslidedown.vx vd, vs2, rs1, vm  # vd[i] = vs2[i+x[rs1]]
vslidedown.vi vd, vs2, uimm, vm  # vd[i] = vs2[i+uimm]
```

For **vslidedown**, the value in **vl** specifies the maximum number of destination elements that are written. The remaining elements past **vl** are handled according to the current tail policy (Section 2.3.4.3).

The start index (OFFSET) for the source can be either specified using an unsigned integer in the x register specified by rs1, or a 5-bit immediate, zero-extended to XLEN bits. If XLEN > SEW, OFFSET is not truncated to SEW bits.

#### 2.16.3.3. Vector Slide-1-up

Variants of slide are provided that only move by one element but which also allow a scalar integer value to be inserted at the vacated element position.

```
vslide1up.vx vd, vs2, rs1, vm # vd[0]=x[rs1], vd[i+1] = vs2[i]
```

The vslide1up instruction places the x register argument at location O of the destination vector register group, provided that element O is active, otherwise the destination element update follows the current mask agnostic/undisturbed policy. If XLEN < SEW, the value is sign-extended to SEW bits. If XLEN > SEW, the least-significant bits are copied over and the high XLEN-SEW bits are ignored.

The remaining active vl-1 elements are copied over from index i in the source vector register group to index i+1 in the destination vector register group.

The vl register specifies the maximum number of destination vector register elements updated with source values, and remaining elements past vl are handled according to the current tail policy (Section 2.3.4.3).

The vslide1up instruction requires that the destination vector register group does not overlap the source vector register group. Otherwise, the instruction encoding is reserved.

## 2.16.3.4. Vector Floating-Point Slide-1-up Instruction

```
vfslide1up.vf vd, vs2, rs1, vm  # vd[0]=f[rs1], vd[i+1] = vs2[i]
```

The vfslide1up instruction is defined analogously to vslide1up, but sources its scalar argument from an f register.

#### 2.16.3.5. Vector Slide-1-down Instruction

The **vslide1down** instruction copies the first **vl**-1 active elements values from index i+1 in the source vector register group to index i in the destination vector register group.

The vl register specifies the maximum number of destination vector register elements written with source values, and remaining elements past vl are handled according to the current tail policy (Section 2.3.4.3).

```
vslide1down.vx \quad vd, \ vs2, \ rs1, \ vm \qquad \qquad \# \ vd[i] \ = \ vs2[i+1], \ vd[vl-1]=x[rs1]
```

The vslide1down instruction places the x register argument at location vl-1 in the destination vector register, provided that element vl-1 is active, otherwise the destination element update follows the current mask agnostic/undisturbed policy. If XLEN < SEW, the value is sign-extended to SEW bits. If XLEN > SEW, the least-significant bits are copied over and the high SEW-XLEN bits are ignored.

```
vslide1down behavior

i < vstart unchanged
vstart <= i < vl-1 vd[i] = vs2[i+1] if v0.mask[i] enabled
vstart <= i = vl-1 vd[vl-1] = x[rs1] if v0.mask[i] enabled
vl <= i < VLMAX Follow tail policy</pre>
```



The vslide1down instruction can be used to load values into a vector register without using memory and without disturbing other vector registers. This provides a path for debuggers to modify the contents of a vector register, albeit slowly, with multiple repeated vslide1down invocations.

2.16.3.6. Vector Floating-Point Slide-1-down Instruction

```
vfslide1down.vf vd, vs2, rs1, vm  # vd[i] = vs2[i+1], vd[vl-1]=f[rs1]
```

The **vfslide1down** instruction is defined analogously to **vslide1down**, but sources its scalar argument from an **f** register.

### 2.16.4. Vector Register Gather Instructions

The vector register gather instructions read elements from a first source vector register group at locations given by a second source vector register group. The index values in the second vector are treated as unsigned integers. The source vector can be read at any index < VLMAX regardless of vl. The maximum number of elements to write to the destination register is given by vl, and the remaining elements past vl are handled according to the current tail policy (Section 2.3.4.3). The operation can be masked, and the mask undisturbed/agnostic policy is followed for inactive elements.

```
vrgather.vv vd, vs2, vs1, vm  # vd[i] = (vs1[i] >= VLMAX) ? 0 : vs2[vs1[i]];
vrgatherei16.vv vd, vs2, vs1, vm # vd[i] = (vs1[i] >= VLMAX) ? 0 : vs2[vs1[i]];
```

The vrgather.vv form uses SEW/LMUL for both the data and indices. The vrgatherei16.vv form uses

SEW/LMUL for the data in vs2 but EEW=16 and EMUL = (16/SEW)\*LMUL for the indices in vs1.



When SEW=8, vrgather.vv can only reference vector elements O-255. The vrgatherei16 form can index 64K elements, and can also be used to reduce the register capacity needed to hold indices when SEW > 16.

If an element index is out of range (vs1[i] ≥ VLMAX) then zero is returned for the element value.

Vector-scalar and vector-immediate forms of the register gather are also provided. These read one element from the source vector at the given index, and write this value to the active elements of the destination vector register. The index value in the scalar register and the immediate, zero-extended to XLEN bits, are treated as unsigned integers. If XLEN > SEW, the index value is *not* truncated to SEW bits.



These forms allow any vector element to be "splatted" to an entire vector.

```
vrgather.vx vd, vs2, rs1, vm # vd[i] = (x[rs1] >= VLMAX) ? 0 : vs2[x[rs1]]
vrgather.vi vd, vs2, uimm, vm # vd[i] = (uimm >= VLMAX) ? 0 : vs2[uimm]
```

For any **vrgather** instruction, the destination vector register group cannot overlap with the source vector register groups, otherwise the instruction encoding is reserved.

### 2.16.5. Vector Compress Instruction

The vector compress instruction allows elements selected by a vector mask register from a source vector register group to be packed into contiguous elements at the start of the destination vector register group.

```
vcompress.vm vd, vs2, vs1 # Compress into vd elements of vs2 where vs1 is enabled
```

The vector mask register specified by vs1 indicates which of the first vl elements of vector register group vs2 should be extracted and packed into contiguous elements at the beginning of vector register vd. The remaining elements of vd are treated as tail elements according to the current tail policy (Section 2.3.4.3).

vcompress is encoded as an unmasked instruction (vm=1). The equivalent masked instruction (vm=0) is reserved.

The destination vector register group cannot overlap the source vector register group or the source mask register, otherwise the instruction encoding is reserved.

A trap on a **vcompress** instruction is always reported with a **vstart** of O. Executing a **vcompress** instruction with a non-zero **vstart** raises an illegal-instruction exception.



Although possible, vcompress is one of the more difficult instructions to restart with a non-zero vstart, so assumption is implementations will choose not do that but will instead restart from element O. This does mean elements in destination register after vstart will already have been updated.

#### 2.16.5.1. Synthesizing vdecompress

There is no inverse **vdecompress** provided, as this operation can be readily synthesized using iota and a masked vrgather:

```
Desired functionality of 'vdecompress'
7 6 5 4 3 2 1 0  # vid

e d c b a  # packed vector of 5 elements
1 0 0 1 1 1 0 1  # mask vector of 8 elements
p q r s t u v w  # destination register before vdecompress

e q r d c b v a  # result of vdecompress
```

```
# v0 holds mask
# v1 holds packed data
# v11 holds input expanded vector and result
viota.m v10, v0  # Calc iota from mask in v0
vrgather.vv v11, v1, v10, v0.t # Expand into destination
```

```
p q r s t u v w  # v11 destination register
    e d c b a  # v1 source vector
1 0 0 1 1 1 0 1  # v0 mask vector

4 4 4 3 2 1 1 0  # v10 result of viota.m
e q r d c b v a  # v11 destination after vrgather using viota.m under mask
```

#### 2.16.6. Whole Vector Register Move

The vmv<nr>r.v instructions copy whole vector registers (i.e., all VLEN bits) and can copy whole vector register groups. The nr value in the opcode is the number of individual vector registers, NREG, to copy. The instructions operate as if EEW=SEW, EMUL = NREG, effective length evl= EMUL \* VLEN/SEW.



These instructions are intended to aid compilers to shuffle vector registers without needing to know or change vl.



The usual property that no elements are written if  $vstart \ge vl$  does not apply to these instructions. Instead, no elements are written if  $vstart \ge evl$ .



If vd is equal to vs2, the instruction does not change any vector register state. Implementations that rearrange data internally can treat this instruction as a hint that the register group will next be accessed with an EEW equal to SEW.

The instruction is encoded as an OPIVI instruction. The number of vector registers to copy is encoded in the low three bits of the simm field (simm[2:0]) using the same encoding as the nf[2:0] field for memory instructions (Figure Table 15), i.e., simm[2:0] = NREG-1.

The value of NREG must be 1, 2, 4, or 8, and values of simm[4:0] other than 0, 1, 3, and 7 are reserved.



A future extension may support other numbers of registers to be moved.



The instruction uses the same funct6 encoding as the vsmul instruction but with an immediate operand, and only the unmasked version (vm=1). This encoding is chosen as it is close to the related vmerge encoding, and it is unlikely the vsmul instruction would benefit from an immediate form.

```
vmv<nr>r.v vd, vs2  # General form

vmv1r.v v1, v2  # Copy v1=v2
vmv2r.v v10, v12  # Copy v10=v12; v11=v13
vmv4r.v v4, v8  # Copy v4=v8; v5=v9; v6=v10; v7=v11
vmv8r.v v0, v8  # Copy v0=v8; v1=v9; ...; v7=v15
```

The source and destination vector register numbers must be aligned appropriately for the vector register group size, and encodings with other vector register numbers are reserved.



A future extension may relax the vector register alignment restrictions.

# 2.17. Exception Handling

On a trap during a vector instruction (caused by either a synchronous exception or an asynchronous interrupt), the existing \*epc CSR is written with a pointer to the trapping vector instruction, while the vstart CSR contains the element index on which the trap was taken.



We chose to add a vstart CSR to allow resumption of a partially executed vector instruction to reduce interrupt latencies and to simplify forward-progress guarantees. This is similar to the scheme in the IBM 3090 vector facility. To ensure forward progress without the vstart CSR, implementations would have to guarantee an entire vector instruction can always complete atomically without generating a trap. This is particularly difficult to ensure in the presence of constant-stride or scatter/gather operations and demand-paged virtual memory.

### 2.17.1. Precise vector traps



We assume most supervisor-mode environments with demand-paging will require precise vector traps.

Precise vector traps require that:

- 1. all instructions older than the trapping vector instruction have committed their results
- 2. no instructions newer than the trapping vector instruction have altered architectural state

- 3. any operations within the trapping vector instruction affecting result elements preceding the index in the vstart CSR have committed their results
- 4. no operations within the trapping vector instruction affecting elements at or following the **vstart** CSR have altered architectural state except if restarting and completing the affected vector instruction will nevertheless produce the correct final state.

We relax the last requirement to allow elements following vstart to have been updated at the time the trap is reported, provided that re-executing the instruction from the given vstart will correctly overwrite those elements.

In idempotent memory regions, vector store instructions may have updated elements in memory past the element causing a synchronous trap. Non-idempotent memory regions must not have been updated for indices equal to or greater than the element that caused a synchronous trap during a vector store instruction.

Except where noted above, vector instructions are allowed to overwrite their inputs, and so in most cases, the vector instruction restart must be from the **vstart** element index. However, there are a number of cases where this overwrite is prohibited to enable execution of the vector instructions to be idempotent and hence restartable from an earlier index location.

Implementations must ensure forward progress can be eventually guaranteed for the element or segment reported by vstart.

### 2.17.2. Imprecise vector traps

Imprecise vector traps are traps that are not precise. In particular, instructions newer than \*epc may have committed results, and instructions older than \*epc may have not completed execution. Imprecise traps are primarily intended to be used in situations where reporting an error and terminating execution is the appropriate response.



A profile might specify that interrupts are precise while other traps are imprecise. We assume many embedded implementations will generate only imprecise traps for vector instructions on fatal errors, as they will not require resumable traps.

Imprecise traps shall report the faulting element in **vstart** for traps caused by synchronous vector exceptions.

There is no support for imprecise traps in the current standard extensions.

#### 2.17.3. Selectable precise/imprecise traps

Some profiles may choose to provide a privileged mode bit to select between precise and imprecise vector traps. Imprecise mode would run at high-performance but possibly make it difficult to discern error causes, while precise mode would run more slowly, but support debugging of errors albeit with a possibility of not experiencing the same errors as in imprecise mode.

This mechanism is not defined in the current standard extensions.

## 2.17.4. Swappable traps

Another trap mode can support swappable state in the vector unit, where on a trap, special instructions can save and restore the vector unit microarchitectural state, to allow execution to continue correctly around imprecise traps.

This mechanism is not defined in the current standard extensions.



A future extension might define a standard way of saving and restoring opaque microarchitectural state from a vector unit implementation to support context switching with imprecise traps.

### 2.18. Standard Vector Extensions

This section describes the standard vector extensions. A set of smaller extensions intended for embedded use are named with a "Zve" prefix, while a larger vector extension designed for application processors is named as a single-letter V extension. A set of vector length extension names with prefix "Zvl" are also provided.

The initial vector extensions are designed to act as a base for additional vector extensions in various domains, including cryptography and machine learning.

# 2.18.1. Zvl\*: Minimum Vector Length Standard Extensions

All standard vector extensions have a minimum required VLEN as described below. A set of vector length extensions are provided to increase the minimum vector length of a vector extension.



The vector length extensions can be used to either specify additional software or architecture profile requirements, or to advertise hardware capabilities.

 Extension
 Minimum VLEN

 Zvl32b
 32

 Zvl64b
 64

 Zvl128b
 128

 Zvl256b
 256

 Zvl512b
 512

1024

Table 19. Vector length extensions

1 Longer vector length extensions should follow the same pattern.

Zvl1024b

- **1** Every vector length extension effectively includes all shorter vector length extensions.
- Explicit use of the Zvl32b extension string is not required for any standard vector extension as they all effectively mandate at least this minimum, but the string can be useful when stating hardware capabilities.

#### 2.18.2. Zve\*: Vector Extensions for Embedded Processors

The following five standard extensions are defined to provide varying degrees of vector support and are intended for use with embedded processors. Any of these extensions can be added to base ISAs with XLEN=32 or XLEN=64. The table lists the minimum VLEN and supported EEWs for each extension as well as what floating-point types are supported.

Table 20. Embedded vector extensions

Extension	Minimum VLEN	Supported EEW	FP32	FP64
Zve32x	32	8, 16, 32	N	N
Zve32f	32	8, 16, 32	Y	N
Zve64x	64	8, 16, 32, 64	N	N
Zve64f	64	8, 16, 32, 64	Y	N
Zve64d	64	8, 16, 32, 64	Y	Y

The Zve32f and Zve64x extensions depend on the Zve32x extension. The Zve64f extension depends on the Zve32f and Zve64x extensions. The Zve64d extension depends on the Zve64f extension.

All Zve\* extensions have precise traps.



There is currently no standard support for handling imprecise traps, so standard extensions have to provide precise traps.

All Zve\* extensions provide support for EEW of 8, 16, and 32, and Zve64\* extensions also support EEW of 64.

All Zve\* extensions support the vector configuration instructions (Section 2.6).

All Zve\* extensions support all vector load and store instructions (Section 2.7), except Zve64\* extensions do not support EEW=64 for index values when XLEN=32.

All Zve\* extensions support all vector integer instructions (Section 2.11), except that the vmulh integer multiply variants that return the high word of the product (vmulh.vv, vmulh.vv, vmulhu.vv, vmulhu.vv, vmulhsu.vv) are not included for EEW=64 in Zve64\*.



Producing the high-word of a product can take substantial additional gates for large EEW.

All Zve\* extensions support all vector fixed-point arithmetic instructions (Section 2.12), except that vsmul.vv and vsmul.vx are not included in EEW=64 in Zve64\*.



As with vmulh, vsmul requires a large amount of additional logic, and 64-bit fixed-point multiplies are relatively rare.

All Zve\* extensions support all vector integer single-width and widening reduction operations (Section 2.14.1, Section 2.14.2).

All Zve\* extensions support all vector mask instructions (Section 2.15).

All Zve\* extensions support all vector permutation instructions (Section 2.16), except that Zve32x and Zve64x do not include those with floating-point operands, and Zve64f does not include those with EEW=64 floating-point operands.

The Zve32x extension depends on the Zicsr extension. The Zve32f and Zve64f extensions depend upon the F extension, and implement all vector floating-point instructions (Section 2.13) for floating-point operands with EEW=32. Vector single-width floating-point reduction operations (Section 2.14.3) for EEW=32 are supported.

The Zve64d extension depends upon the D extension, and implements all vector floating-point instructions (Section 2.13) for floating-point operands with EEW=32 or EEW=64 (including widening instructions and conversions between FP32 and FP64). Vector single-width floating-point reductions (Section 2.14.3) for EEW=32 and EEW=64 are supported as well as widening reductions from FP32 to FP64.

### 2.18.3. V: Vector Extension for Application Processors

The single-letter V extension is intended for use in application processor profiles.

The misa.v bit is set for implementations providing misa and supporting V.

The V vector extension has precise traps.

The V vector extension depends upon the Zvl128b and Zve64d extensions.



The value of 128 was chosen as a compromise for application processors. Providing a larger VLEN allows strip-mining code to be elided in some cases for short vectors, but also increases the size of the minimum implementation. Note that larger LMUL can be used to avoid strip mining for longer known-size application vectors at the cost of having fewer available vector register groups. For example, an LMUL of 8 allows vectors of up to sixteen 64-bit elements to be processed without strip mining using four vector register groups.

The V extension supports EEW of 8, 16, and 32, and 64.

The V extension supports the vector configuration instructions (Section 2.6).

The V extension supports all vector load and store instructions (Section 2.7), except the V extension does not support EEW=64 for index values when XLEN=32.

The V extension supports all vector integer instructions (Section 2.11).

The V extension supports all vector fixed-point arithmetic instructions (Section 2.12).

The V extension supports all vector integer single-width and widening reduction operations (Section 2.14.1, Section 2.14.2).

The V extension supports all vector mask instructions (Section 2.15).

The V extension supports all vector permutation instructions (Section 2.16).

The V extension depends upon the F and D extensions, and implements all vector floating-point instructions (Section 2.13) for floating-point operands with EEW=32 or EEW=64 (including widening instructions and conversions between FP32 and FP64). Vector single-width floating-point reductions (Section 2.14.3) for EEW=32 and EEW=64 are supported as well as widening reductions from FP32 to FP64.



As is the case with other RISC-V extensions, it is valid to include overlapping extensions in the same ISA string. For example, RV64GCV and RV64GCV\_Zve64f are both valid and equivalent ISA strings, as is RV64GCV\_Zve64f\_Zve32x\_Zvl128b.

#### 2.18.4. Zvfhmin: Vector Extension for Minimal Half-Precision Floating-Point

The Zvfhmin extension provides minimal support for vectors of IEEE 754-2008 binary16 values, adding conversions to and from binary32. When the Zvfhmin extension is implemented, the vfwcvt.f.f.v and vfncvt.f.f.w instructions become defined when SEW=16. The EEW=16 floating-point operands of these instructions use the binary16 format.

The Zvfhmin extension depends on the Zve32f extension.

### 2.18.5. Zvfh: Vector Extension for Half-Precision Floating-Point

The Zvfh extension provides support for vectors of IEEE 754-2008 binary16 values. When the Zvfh extension is implemented, all instructions in Section 2.13, Section 2.14.3, Section 2.14.4, Section 2.16.2, Section 2.16.3.4, and Section 2.16.3.6 become defined when SEW=16. The EEW=16 floating-point operands of these instructions use the binary16 format.

Additionally, conversions between 8-bit integers and binary16 values are provided. The floating-point-to-integer narrowing conversions (vfncvt[.rtz].x[u].f.w) and integer-to-floating-point widening conversions (vfwcvt.f.x[u].v) become defined when SEW=8.

The Zvfh extension depends on the Zve32f and Zfhmin extensions.



Requiring basic scalar half-precision support makes Zvfh's vector-scalar instructions substantially more useful. We considered requiring more complete scalar half-precision support, but we reasoned that, for many half-precision vector workloads, performing the scalar computation in single-precision will suffice.

### 2.19. Vector Element Groups

Some vector instructions treat operands as a vector of one or more *element groups*, where each element group is a fixed number of elements. For example, complex numbers can be viewed as a two-element group (one real element and one imaginary element). As another example, the SHA-256 cryptographic instructions in the Zvknha extension operate on 128-bit values represented as a 4-element group of 32-bit elements

This section describes recommendations and terminology for generic instruction set design for vector instructions that operate on element groups.

#### 2.19.1. Element Group Size

The element group size (EGS) is the number of elements in one group, and must be a power-of-two (POT).



Support for non-POT EGS was considered but causes many practical complications and so has been dropped. Error checking for vl is a little more difficult. For LMUL>1, non-POT EGSs will result in groups straddling the individual vector registers in a vector register group. Non-POT EGS can also cause large increases in the lowest-common-multiple of element group sizes, which adds constraints to vl setting in order to avoid splitting an element group across stripmine iterations in vector-length-agnostic code.

The element group size is statically encoded in the instruction, often implicitly as part of the opcode.

Vector instructions with EGS > VLMAX are reserved.



The vector instructions in the base V vector ISA can be viewed as all having an element group size of 1 for all operands statically encoded in the instruction.



Many operations only make sense with a certain number of elements per group (e.g., complex operations require a element group size of 2 and SHA-256 requires an element group size of 4).

### 2.19.2. Setting vl

Each source and destination operand to a vector instruction might be defined as either a single element

group or a vector of element groups. When an operand is a vector of element groups, the vl setting must correspond to an integer multiple of the element group size, with other values of vl reserved.

for example, a SHA-256 instruction would require that **vl** is a multiple of 4.

When element group instructions are present, an additional constraint is placed on the setting of vl based on an AVL value (augmenting Section 2.6.3). EGSMAX is the largest EGS supported by the implementation. When AVL > VLMAX, the value of vl must be set to either VLMAX or a positive integer multiple of EGSMAX.

- As the base vector extension only has element group size of 1, this constraint is backwards-compatible.
- This constraint prevents element groups being broken across strip-mining iterations in vector-length-agnostic code when a VLMAX-size vector would otherwise be able to accommodate a whole number of element groups.
- If EEW is encoded statically in the instruction, or if an instruction has multiple operands containing vectors of element groups with different EEW, an appropriate SEW must be chosen for vsetvl instructions.
- Additional constraints may be required for some element group instructions to ensure legal length values for all operands.

### 2.19.3. Determining EEW

The vtype SEW can be used to indicate or calculate the effective element size (EEW) of one or more operands of an element group instruction. Where the operand is an element group, SEW and EEW refer to the number of bits in each individual element within a group not the number of bits in the group as a whole.

Alternatively, the opcode might encode EEW of all operands statically and ignore the value of SEW when the operation only makes sense for a single size on each operand.



Many operations are only defined for one EEW, e.g., SHA-256 requires EEW=32. Encoding EEWs statically in the instruction removes a dynamic dependency on the SEW value and the need to check for errors in SEW values. However, ignoring SEW also prevents reuse of the static opcode with a different dynamic SEW, and in many cases, the SEW setting will be needed for regular vector instructions used to process the individual elements in the vector.

### 2.19.4. Determining EMUL

The vtype LMUL setting can be used to indicate or calculate the effective length multiplier (EMUL) for one or more operands. Element group instructions tend to exhibit a much wider range of relationships between various operand EEW/EMUL values. For example, an instruction might take a vector of length N of 4-element groups with EEW=8b and reduce each group to produce a vector length N of 1-element groups with EEW=32b. In this case, the input and output EMUL values are equal even though the EEW settings differ by a factor of 4.

Each source and destination operand to a vector instruction may have a different element group size, different EMUL, and/or different EEW.

#### 2.19.5. Element Group Width

The *element group width* (EGW) is the number of bits in the element group as a whole. For example, the SHA-256 instructions in the Zvknha extension operate on an EGW of 128, with EGS=4 and EEW=32. It is possible to use LMUL to concatenate multiple vector registers together to support larger EGW>VLEN.



If software using large-EGW instructions need be portable across a range of implementations, some of which may have VLEN<EGW and hence require LMUL>1, then software can only use a subset of the architectural registers. Profiles can set minimum VLEN requirements to inform authors of such software.



Element group operations by their nature will gather data from across a wider portion of a vector datapath than regular vector instructions. Some element group instructions might allow temporal execution of individual element operations in a larger group, while others will require all EGW bits of a group to be presented to a functional unit at the same time.

### 2.19.6. Masking

No ratified extensions include masked element-group instructions. Future extensions might extend the element-group scheme to support element-level masking, or might define the concept of a *mask element group* (which might, e.g., update the destination element group if any mask bit in the mask element group is set).

# 2.20. Vector Instruction Listing

Integer					Integer	Integer			FP			
funct3					funct3				funct3			
OPIVV	V				OPMV V	V			OPFVV	V		
OPIVX		X			OPMV X		X		OPFVF		F	
OPIVI			I									

funct6					funct6			funct6			
00000	V	X	I	vadd	00000	V	vredsu m	00000	V	F	vfadd
00000					00000	V	vredan d	00000 1	V		vfredus um
00001	V	X		vsub	00001	V	vredor	00001 0	V	F	vfsub
00001		X	Ι	vrsub	00001	V	vredxor	00001	V		vfredos um
00010	V	X		vminu	00010 0	V	vredmi nu	00010 0	V	F	vfmin
00010	V	X		vmin	00010 1	V	vredmi n	00010 1	V		vfredm in
00011	V	X		vmaxu	00011	V	vredma xu	00011 0	V	F	vfmax
000111	V	X		vmax	000111	V	vredma x	000111	V		vfredm ax

funct6					funct6				funct6			
00100 0					00100 0	V	X	vaaddu	00100 0	V	F	vfsgnj
00100	V	X	I	vand	00100 1	V	X	vaadd	00100	V	F	vfsgnjn
00101 0	V	X	I	vor	00101 0	V	X	vasubu	00101 0	V	F	vfsgnjx
001011	V	X	I	vxor	001011	V	X	vasub	001011			
00110 0	V	X	I	vrgathe r	00110 0				00110 0			
001101					001101				001101			
001110		X	I	vslideu p	001110		X	vslide1	001110		F	vfslide1 up
001110	V			vrgathe rei16								
001111		X	I	vslided own	001111		X	vslide1 down	001111		F	vfslide1 down

funct6					funct6				funct6			
01000 0	V	X	I	vadc	01000 0	V		VWXU NARYO	01000 0	V		VWFU NARYO
					01000 0		X	VRXUN ARYO	01000 0		F	VRFUN ARYO
01000 1	V	X	I	vmadc	01000 1				01000 1			
01001 0	V	X		vsbc	01001 0	V		VXUNA RYO	01001 0	V		VFUNA RYO
010011	V	X		vmsbc	010011				010011	V		VFUNA RY1
01010 0					01010 0	V		VMUN ARYO	01010 0			
010101					010101				010101			
010110					010110				010110			
010111	V	X	I	vmerge /vmv	010111	V		vcompr ess	010111		F	vfmerg e/vfmv
01100 0	V	X	I	vmseq	01100 0	V		vmand n	01100 0	V	F	vmfeq
011001	V	X	I	vmsne	011001	V		vmand	011001	V	F	vmfle
011010	V	X		vmsltu	011010	V		vmor	011010			
011011	V	X		vmslt	011011	V		vmxor	011011	V	F	vmflt
011100	V	X	I	vmsleu	011100	V		vmorn	011100	V	F	vmfne
011101	V	X	I	vmsle	011101	V		vmnan d	011101		F	vmfgt
011110		X	I	vmsgtu	011110	V		vmnor	011110			
011111		X	I	vmsgt	011111	V		vmxnor	011111		F	vmfge

funct6					funct6				funct6			
10000 0	V	X	I	vsaddu	10000 0	V	X	vdivu	10000 0	V	F	vfdiv
10000	V	X	I	vsadd	10000	V	X	vdiv	10000		F	vfrdiv
10001 0	V	X		vssubu	10001 0	V	X	vremu	10001 0			
100011	V	X		vssub	100011	V	X	vrem	100011			
10010 0					10010 0	V	X	vmulhu	10010 0	V	F	vfmul
100101	V	X	I	vsll	100101	V	X	vmul	100101			
100110					100110	V	X	vmulhs u	100110			
100111	V	X		vsmul	100111	V	X	vmulh	100111		F	vfrsub
100111			I	vmv <n r&gt;r</n 								
10100 0	V	X	I	vsrl	10100 0				10100 0	V	F	vfmadd
101001	V	X	I	vsra	101001	V	X	vmadd	101001	V	F	vfnmad d
101010	V	X	I	vssrl	101010				101010	V	F	vfmsub
101011	V	X	I	vssra	101011	V	X	vnmsu b	101011	V	F	vfnmsu b
101100	V	X	I	vnsrl	101100				101100	V	F	vfmacc
101101	V	X	I	vnsra	101101	V	X	vmacc	101101	V	F	vfnmac c
101110	V	X	I	vnclipu	101110				101110	V	F	vfmsac
101111	V	X	I	vnclip	101111	V	X	vnmsac	101111	V	F	vfnmsa c

funct6			funct6	funct6				funct6			
11000 0	V	vwreds umu	11000 0	V	X	vwaddu	11000 0	V	F	vfwadd	
110001	V	vwreds um	110001	V	X	vwadd	110001	V		vfwred usum	
110010			110010	V	X	vwsubu	110010	V	F	vfwsub	
110011			110011	V	X	vwsub	110011	V		vfwred osum	
110100			110100	V	X	vwaddu .w	110100	V	F	vfwadd. w	
110101			110101	V	X	vwadd. w	110101				
110110			110110	V	X	vwsubu .w	110110	V	F	vfwsub. w	
110111			110111	V	X	vwsub.	110111				

funct6	funct6				funct6			
111000	111000	V	X	vwmul u	111000	V	F	vfwmul
111001	111001				111001			
111010	111010	V	X	vwmuls u	111010			
111011	111011	V	X	vwmul	111011			
111100	111100	V	X	vwmac cu	111100	V	F	vfwmac c
111101	111101	V	X	vwmac c	111101	V	F	vfwnm acc
111110	111110		X	vwmac cus	111110	V	F	vfwmsa c
111111	111111	V	X	vwmac csu	111111	V	F	vfwnm sac

vfmv.f.s

00000

# Table 21. VRXUNARYO encoding space

vs2	
00000	vmv.s.x

# Table 22. VWXUNARYO encoding space

vs1	
00000	vmv.x.s
10000	vcpop
10001	vfirst

# Table 23. VXUNARYO encoding space

vs1	
00010	vzext.vf8
00011	vsext.vf8
00100	vzext.vf4
00101	vsext.vf4
00110	vzext.vf2
00111	vsext.vf2

### Table 24. VRFUNARYO encoding space

	Table 21. VII of all INTO checkung opace
vs2	
00000	vfmv.s.f
	Table 25. VWFUNARYO encoding space
vs1	

# Table 26. VFUNARYO encoding space

vs1	name
single-width	n converts
00000	vfcvt.xu.f.v
00001	vfcvt.x.f.v
00010	vfcvt.f.xu.v
00011	vfcvt.f.x.v
00110	vfcvt.rtz.xu.f.v
00111	vfcvt.rtz.x.f.v
widening co	nverts
01000	vfwcvt.xu.f.v
01001	vfwcvt.x.f.v
01010	vfwcvt.f.xu.v
01011	vfwcvt.f.x.v
01100	vfwcvt.f.f.v

vs1	name
01110	vfwcvt.rtz.xu.f.v
01111	vfwcvt.rtz.x.f.v
narrowing	converts
10000	vfncvt.xu.f.w
10001	vfncvt.x.f.w
10010	vfncvt.f.xu.w
10011	vfncvt.f.x.w
10100	vfncvt.f.f.w
10101	vfncvt.rod.f.f.w
10110	vfncvt.rtz.xu.f.w
10111	vfncvt.rtz.x.f.w

# Table 27. VFUNARY1 encoding space

vs1	name
00000	vfsqrt.v
00100	vfrsqrt7.v
00101	vfrec7.v
10000	vfclass.v

# Table 28. VMUNARYO encoding space

vs1	
00001	vmsbf
00010	vmsof
00011	vmsif
10000	viota
10001	vid

# Appendix A: Vector Assembly Code Examples

The following are provided as non-normative text to help explain the vector ISA.

### A.1. Vector-vector add example

```
# vector-vector add routine of 32-bit integers
   # void vvaddint32(size_t n, const int*x, const int*y, int*z)
   # { for (size_t i=0; i<n; i++) { z[i]=x[i]+y[i]; } }
   \# a0 = n, a1 = x, a2 = y, a3 = z
   # Non-vector instructions are indented
vvaddint32:
   vsetvli t0, a0, e32, m1, ta, ma # Set vector length based on 32-bit
vectors
   vle32.v v0, (a1)
                            # Get first vector
                           # Decrement number done
     sub a0, a0, t0
     slli t0, t0, 2
add a1, a1, t0
                          # Multiply number done by 4 bytes
                         # Bump pointer
# Get second vector
   vle32.v v1, (a2)
     add a2, a2, t0
                           # Bump pointer
   vadd.vv v2, v0, v1 # Sum vectors
   vse32.v v2, (a3)
                           # Store result
                        # Bump pointer
     add a3, a3, t0
     bnez a0, vvaddint32  # Loop back
     ret
                            # Finished
```

# A.2. Example with mixed-width mask and compute.

```
# Code using one width for predicate and different width for masked
# compute.
# int8_t a[]; int32_t b[], c[];
   for (i=0; i< n; i++) \{ b[i] = (a[i] < 5) ? c[i] : 1; \}
#
# Mixed-width code that keeps SEW/LMUL=8
 loop:
   vsetvli a4, a0, e8, m1, ta, ma # Byte vector for predicate calc
                      # Load a[i]
   vle8.v v1, (a1)
     add a1, a1, a4
                              # Bump pointer.
                          # a[i] < 5?
   vmslt.vi v0, v1, 5
   vsetvli x0, a0, e32, m4, ta, mu # Vector of 32-bit values.
                     # Decrement count
     sub a0, a0, a4
   vmv.v.i v4, 1
                              # Splat immediate to destination
   vle32.v v4, (a3), v0.t # Load requested elements of C, others
undisturbed
     sll t1, a4, 2
     add a3, a3, t1
                              # Bump pointer.
```

```
vse32.v v4, (a2)  # Store b[i].
add a2, a2, t1  # Bump pointer.
bnez a0, loop  # Any more?
```

### A.3. Memcpy example

```
# void *memcpy(void* dest, const void* src, size_t n)
 # a0=dest, a1=src, a2=n
 #
memcpy:
   mv a3, a0 # Copy destination
 vsetvli t0, a2, e8, m8, ta, ma # Vectors of 8b
 vle8.v v0, (a1)
                              # Load bytes
   add a1, a1, t0
                              # Bump pointer
   sub a2, a2, t0
                              # Decrement count
 vse8.v v0, (a3)
                              # Store bytes
   add a3, a3, t0
                              # Bump pointer
   bnez a2, loop
                              # Any more?
    ret
                               # Return
```

# A.4. Conditional example

```
# (int16) z[i] = ((int8) x[i] < 5) ? (int16) a[i] : (int16) b[i];
loop:
   vsetvli t0, a0, e8, m1, ta, ma # Use 8b elements.
   vle8.v v0, (a1)
                         # Get x[i]
     sub a0, a0, t0
                         # Decrement element count
     add a1, a1, t0
                          # x[i] Bump pointer
   vmslt.vi v0, v0, 5 # Set mask in v0
   vsetvli x0, x0, e16, m2, ta, mu # Use 16b elements.
     slli t0, t0, 1
                          # Multiply by 2 bytes
   vle16.v v2, (a2), v0.t # z[i] = a[i] case
   vmnot.m v0, v0
                          # Invert v0
     add a2, a2, t0
                          # a[i] bump pointer
   vle16.v v2, (a3), v0.t # z[i] = b[i] case
     add a3, a3, t0
                          # b[i] bump pointer
   vse16.v v2, (a4)
                          # Store z
     add a4, a4, t0
                          # z[i] bump pointer
     bnez a0, loop
```

# A.5. SAXPY example

```
# void
# saxpy(size_t n, const float a, const float *x, float *y)
# {
#
    size_t i;
#
    for (i=0; i<n; i++)
#
      y[i] = a * x[i] + y[i];
# }
#
# register arguments:
#
      a0
#
      fa0
              а
#
      a1
              Х
#
      a2
saxpy:
    vsetvli a4, a0, e32, m8, ta, ma
    vle32.v v0, (a1)
    sub a0, a0, a4
    slli a4, a4, 2
    add a1, a1, a4
    vle32.v v8, (a2)
    vfmacc.vf v8, fa0, v0
    vse32.v v8, (a2)
    add a2, a2, a4
    bnez a0, saxpy
    ret
```

### A.6. SGEMM example

```
# RV64IDV system
#
# void
# sgemm_nn(size_t n,
#
           size_t m,
#
           size_t k,
           const float*a,
                            // m * k matrix
#
#
           size_t lda,
#
           const float*b,
                            // k * n matrix
#
           size_t ldb,
#
           float*c,
                            // m * n matrix
#
           size_t ldc)
#
 c += a*b (alpha=1, no transpose on input matrices)
  matrices stored in C row-major order
#define n a0
```

```
#define m a1
#define k a2
#define ap a3
#define astride a4
#define bp a5
#define bstride a6
#define cp a7
#define cstride t0
#define kt t1
#define nt t2
#define bnp t3
#define cnp t4
#define akp t5
#define bkp s0
#define nvl s1
#define ccp s2
#define amp s3
# Use args as additional temporaries
#define ft12 fa0
#define ft13 fa1
#define ft14 fa2
#define ft15 fa3
# This version holds a 16*VLMAX block of C matrix in vector registers
# in inner loop, but otherwise does not cache or TLB tiling.
sgemm_nn:
    addi sp, sp, -FRAMESIZE
    sd s0, OFFSET(sp)
    sd s1, OFFSET(sp)
    sd s2, OFFSET(sp)
    # Check for zero size matrices
    begz n, exit
    begz m, exit
    beqz k, exit
    # Convert elements strides to byte strides.
    ld cstride, OFFSET(sp) # Get arg from stack frame
    slli astride, astride, 2
    slli bstride, bstride, 2
    slli cstride, cstride, 2
    slti t6, m, 16
    bnez t6, end_rows
c_row_loop: # Loop across rows of C blocks
    mv nt, n # Initialize n counter for next row of C blocks
```

```
mv bnp, bp # Initialize B n-loop pointer to start
   mv cnp, cp # Initialize C n-loop pointer
c_col_loop: # Loop across one row of C blocks
   vsetvli nvl, nt, e32, m1, ta, ma # 32-bit vectors, LMUL=1
   mv akp, ap # reset pointer into A to beginning
   mv bkp, bnp # step to next column in B matrix
   # Initialize current C submatrix block from memory.
   vle32.v v0, (cnp); add ccp, cnp, cstride;
   vle32.v v1, (ccp); add ccp, ccp, cstride;
   vle32.v v2, (ccp); add ccp, ccp, cstride;
   vle32.v v3, (ccp); add ccp, ccp, cstride;
   vle32.v v4, (ccp); add ccp, ccp, cstride;
   vle32.v v5, (ccp); add ccp, ccp, cstride;
   vle32.v v6, (ccp); add ccp, ccp, cstride;
   vle32.v v7, (ccp); add ccp, ccp, cstride;
   vle32.v v8, (ccp); add ccp, ccp, cstride;
   vle32.v v9, (ccp); add ccp, ccp, cstride;
   vle32.v v10, (ccp); add ccp, ccp, cstride;
   vle32.v v11, (ccp); add ccp, ccp, cstride;
   vle32.v v12, (ccp); add ccp, ccp, cstride;
   vle32.v v13, (ccp); add ccp, ccp, cstride;
   vle32.v v14, (ccp); add ccp, ccp, cstride;
   vle32.v v15, (ccp)
   mv kt, k # Initialize inner loop counter
   # Inner loop scheduled assuming 4-clock occupancy of vfmacc instruction and
single-issue pipeline
   # Software pipeline loads
   flw ft0, (akp); add amp, akp, astride;
   flw ft1, (amp); add amp, amp, astride;
   flw ft2, (amp); add amp, amp, astride;
   flw ft3, (amp); add amp, amp, astride;
   # Get vector from B matrix
   vle32.v v16, (bkp)
   # Loop on inner dimension for current C block
 k_loop:
   vfmacc.vf v0, ft0, v16
   add bkp, bkp, bstride
   flw ft4, (amp)
   add amp, amp, astride
   vfmacc.vf v1, ft1, v16
   addi kt, kt, -1
                     # Decrement k counter
   flw ft5, (amp)
   add amp, amp, astride
   vfmacc.vf v2, ft2, v16
```

```
flw ft6, (amp)
    add amp, amp, astride
    flw ft7, (amp)
    vfmacc.vf v3, ft3, v16
    add amp, amp, astride
    flw ft8, (amp)
    add amp, amp, astride
    vfmacc.vf v4, ft4, v16
    flw ft9, (amp)
    add amp, amp, astride
    vfmacc.vf v5, ft5, v16
    flw ft10, (amp)
    add amp, amp, astride
    vfmacc.vf v6, ft6, v16
    flw ft11, (amp)
    add amp, amp, astride
    vfmacc.vf v7, ft7, v16
    flw ft12, (amp)
    add amp, amp, astride
    vfmacc.vf v8, ft8, v16
    flw ft13, (amp)
    add amp, amp, astride
    vfmacc.vf v9, ft9, v16
    flw ft14, (amp)
    add amp, amp, astride
    vfmacc.vf v10, ft10, v16
    flw ft15, (amp)
    add amp, amp, astride
                                # Move to next column of a
    addi akp, akp, 4
    vfmacc.vf v11, ft11, v16
    begz kt, 1f
                                # Don't load past end of matrix
    flw ft0, (akp)
    add amp, akp, astride
1: vfmacc.vf v12, ft12, v16
    begz kt, 1f
    flw ft1, (amp)
    add amp, amp, astride
1: vfmacc.vf v13, ft13, v16
    beqz kt, 1f
    flw ft2, (amp)
    add amp, amp, astride
1: vfmacc.vf v14, ft14, v16
    begz kt, 1f
                                # Exit out of loop
    flw ft3, (amp)
    add amp, amp, astride
    vfmacc.vf v15, ft15, v16
    vle32.v v16, (bkp)
                                 # Get next vector from B matrix, overlap
loads with jump stalls
    j k_loop
1: vfmacc.vf v15, ft15, v16
```

```
# Save C matrix block back to memory
   vse32.v v0, (cnp); add ccp, cnp, cstride;
   vse32.v v1, (ccp); add ccp, ccp, cstride;
   vse32.v v2, (ccp); add ccp, ccp, cstride;
   vse32.v v3, (ccp); add ccp, ccp, cstride;
   vse32.v v4, (ccp); add ccp, ccp, cstride;
   vse32.v v5, (ccp); add ccp, ccp, cstride;
   vse32.v v6, (ccp); add ccp, ccp, cstride;
   vse32.v v7, (ccp); add ccp, ccp, cstride;
   vse32.v v8, (ccp); add ccp, ccp, cstride;
   vse32.v v9, (ccp); add ccp, ccp, cstride;
   vse32.v v10, (ccp); add ccp, ccp, cstride;
   vse32.v v11, (ccp); add ccp, ccp, cstride;
   vse32.v v12, (ccp); add ccp, ccp, cstride;
   vse32.v v13, (ccp); add ccp, ccp, cstride;
   vse32.v v14, (ccp); add ccp, ccp, cstride;
   vse32.v v15, (ccp)
   # Following tail instructions should be scheduled earlier in free slots
during C block save.
   # Leaving here for clarity.
   # Bump pointers for loop across blocks in one row
   slli t6, nvl, 2
                                             # Move C block pointer over
   add cnp, cnp, t6
   add bnp, bnp, t6
                                             # Move B block pointer over
                                             # Decrement element count in n
    sub nt, nt, nvl
dimension
   bnez nt, c_col_loop
                                            # Any more to do?
    # Move to next set of rows
   addi m, m, -16 # Did 16 rows above
   slli t6, astride, 4 # Multiply astride by 16
   add ap, ap, t6
                         # Move A matrix pointer down 16 rows
   slli t6, cstride, 4 # Multiply cstride by 16
   add cp, cp, t6
                         # Move C matrix pointer down 16 rows
   slti t6, m, 16
   begz t6, c_row_loop
   # Handle end of matrix with fewer than 16 rows.
   # Can use smaller versions of above decreasing in powers-of-2 depending on
code-size concerns.
end_rows:
   # Not done.
exit:
   ld s0, OFFSET(sp)
   ld s1, OFFSET(sp)
   ld s2, OFFSET(sp)
```

```
addi sp, sp, FRAMESIZE
ret
```

### A.7. Division approximation example

```
\# v1 = v1 / v2 to almost 23 bits of precision.
vfrec7.v v3, v2
                          # Estimate 1/v2
 li t0, 0x3f800000
vmv.v.x v4, t0
                         # Splat 1.0
vfnmsac.vv v4, v2, v3
                         # 1.0 - v2 * est(1/v2)
                        # Better estimate of 1/v2
vfmadd.vv v3, v4, v3
vmv.v.x v4, t0
                         # Splat 1.0
                        # 1.0 - v2 * est(1/v2)
vfnmsac.vv v4, v2, v3
                         # Better estimate of 1/v2
vfmadd.vv v3, v4, v3
                          # Estimate of v1/v2
vfmul.vv v1, v1, v3
```

# A.8. Square root approximation example

```
\# v1 = sqrt(v1) to more than 23 bits of precision.
fmv.w.x ft0, x0
                        # Mask off zero inputs
vmfne.vf v0, v2, ft0, v0.t # Mask off +inf to avoid NV
 li t0, 0x3f800000
 fli.s ft0, 0.5
vmv.v.x v5, t0
                        # Splat 1.0
vfmul.vv v3, v1, v2, v0.t # t = v1 r
vfmul.vf v4, v2, ft0, v0.t # 0.5 r
vfmsub.vv v3, v2, v5, v0.t #tr-1
vfnmsac.vv v2, v3, v4, v0.t # r - (0.5 r) (t r - 1)
                        # Better estimate of 1/sqrt(v1)
vfmul.vv v1, v1, v2, v0.t # t = v1 r
vfmsub.vv v2, v1, v5, v0.t #tr-1
vfmul.vf v3, v1, ft0, v0.t # 0.5 t
vfnmsac.vv v1, v2, v3, v0.t # t - (0.5 t) (t r - 1)
                         # ~ sgrt(v1) to about 23.3 bits
```

# A.9. C standard library strcmp example

```
# int strcmp(const char *src1, const char* src2)
strcmp:
    ## Using LMUL=2, but same register names work for larger LMULs
```

```
li t1, 0
                            # Initial pointer bump
loop:
   vsetvli t0, x0, e8, m2, ta, ma # Max length vectors of bytes
                           # Bump src1 pointer
   add a0, a0, t1
   vle8ff.v v8, (a0)
                           # Get src1 bytes
    add a1, a1, t1
                           # Bump src2 pointer
   vle8ff.v v16, (a1)
                           # Get src2 bytes
   vmseq.vi v0, v8, 0
                           # Flag zero bytes in src1
   vmsne.vv v1, v8, v16
                           # Flag if src1 != src2
   vmor.mm v0, v0, v1
                           # Combine exit conditions
                           \# == 0 \text{ or } != ?
   vfirst.m a2, v0
                           # Get number of bytes fetched
   csrr t1, vl
   bltz a2, loop
                           # Loop if all same and no zero byte
   add a0, a0, a2
                           # Get src1 element address
   lbu a3, (a0)
                           # Get src1 byte from memory
   add a1, a1, a2
                           # Get src2 element address
   lbu a4, (a1)
                           # Get src2 byte from memory
   sub a0, a3, a4
                           # Return value.
    ret
```

# A.10. Fractional Lmul example

This appendix presents a non-normative example to help explain where compilers can make good use of the fractional LMUL feature.

Consider the following (admittedly contrived) loop written in C:

```
void add_ref(long N,
    signed char *restrict c_c, signed char *restrict c_a, signed char *restrict
c_b,
    long *restrict l_c, long *restrict l_a, long *restrict l_b,
    long *restrict l_d, long *restrict l_e, long *restrict l_f,
    long *restrict l_g, long *restrict l_h, long *restrict l_i,
    long *restrict l_j, long *restrict l_k, long *restrict l_l,
    long *restrict l_m) {
    long i;
    for (i = 0; i < N; i++) {
        c_c[i] = c_a[i] + c_b[i]; // Note this 'char' addition that creates a mixed
    type situation
        l_c[i] = l_a[i] + l_b[i];
        l_f[i] = l_d[i] + l_e[i];
        l_i[i] = l_g[i] + l_h[i];
</pre>
```

The example loop has a high register pressure due to the many input variables and temporaries required. The compiler realizes there are two datatypes within the loop: an 8-bit 'char' and a 64-bit 'long \*'. Without fractional LMUL, the compiler would be forced to use LMUL=1 for the 8-bit computation and LMUL=8 for the 64-bit computation(s), to have equal number of elements on all computations within the same loop iteration. Under LMUL=8, only 4 registers are available to the register allocator. Given the large number of 64-bit variables and temporaries required in this loop, the compiler ends up generating a lot of spill code. The code below demonstrates this effect:

```
.LBB0_4:
                                         # %vector.body
                                         # =>This Inner Loop Header: Depth=1
   add
            s9, a2, s6
   vsetvli s1, zero, e8,m1,ta,mu
   vle8.v v25, (s9)
   add
            s1, a3, s6
   vle8.v v26, (s1)
   vadd.vv v25, v26, v25
   add
            s1, a1, s6
   vse8.v v25, (s1)
   add
            s9, a5, s10
   vsetvli s1, zero, e64,m8,ta,mu
   vle64.v v8, (s9)
   add s1, a6, s10
   vle64.v v16, (s1)
            s1, a7, s10
   add
   vle64.v v24, (s1)
   add
            s1, s3, s10
   vle64.v v0, (s1)
            a0, -112(s0)
   sd
   ld
            a0, -128(s0)
   vs8r.v v0, (a0) # Spill LMUL=8
   add
            s9, t6, s10
   add
            s11, t5, s10
   add
            ra, t2, s10
   add
            s1, t3, s10
   vle64.v v0, (s9)
   1d
            s9, -136(s0)
   vs8r.v v0, (s9) # Spill LMUL=8
   vle64.v v0, (s11)
            s9, -144(s0)
   vs8r.v v0, (s9) # Spill LMUL=8
   vle64.v v0, (ra)
            s9, -160(s0)
   vs8r.v v0, (s9) # Spill LMUL=8
   vle64.v v0, (s1)
   ld
            s1, -152(s0)
```

```
vs8r.v v0, (s1) # Spill LMUL=8
vadd.vv v16, v16, v8
        s1, -128(s0)
ld
vl8r.v v8, (s1) # Reload LMUL=8
vadd.vv v8, v8, v24
        s1, -136(s0)
ld
vl8r.v v24, (s1) # Reload LMUL=8
        s1, -144(s0)
vl8r.v v0, (s1) # Reload LMUL=8
vadd.vv v24, v0, v24
        s1, -128(s0)
ld
vs8r.v v24, (s1) # Spill LMUL=8
        s1, -152(s0)
ld
vl8r.v v0, (s1) # Reload LMUL=8
ld
        s1, -160(s0)
vl8r.v v24, (s1) # Reload LMUL=8
vadd.vv v0, v0, v24
add
        s1, a4, s10
vse64.v v16, (s1)
        s1, s2, s10
vse64.v v8, (s1)
vadd.vv v8, v8, v16
add
        s1, t4, s10
        s9, -128(s0)
vl8r.v v16, (s9) # Reload LMUL=8
vse64.v v16, (s1)
        s9, t0, s10
add
vadd.vv v8, v8, v16
vle64.v v16, (s9)
        s1, t1, s10
add
vse64.v v0, (s1)
vadd.vv v8, v8, v0
vsll.vi v16, v16, 1
vadd.vv v8, v8, v16
vse64.v v8, (s9)
add
        s6, s6, s7
add
        s10, s10, s8
bne
        s6, s4, .LBB0_4
```

If instead of using LMUL=1 for the 8-bit computation, the compiler is allowed to use a fractional LMUL=1/2, then the 64-bit computations can be performed using LMUL=4 (note that the same ratio of 64-bit elements and 8-bit elements is preserved as in the previous example). Now the compiler has 8 available registers to perform register allocation, resulting in no spill code, as shown in the loop below:

```
vle8.v v26, (s1)
vadd.vv v25, v26, v25
add
        s1, a1, s6
vse8.v v25, (s1)
add
        s9, a5, s10
vsetvli s1, zero, e64,m4,ta,mu // LMUL=4
vle64.v v28, (s9)
add
        s1, a6, s10
vle64.v v8, (s1)
vadd.vv v28, v8, v28
        s1, a7, s10
add
vle64.v v8, (s1)
add s1, s3, s10
vle64.v v12, (s1)
        s1, t6, s10
vle64.v v16, (s1)
add
        s1, t5, s10
vle64.v v20, (s1)
add
        s1, a4, s10
vse64.v v28, (s1)
vadd.vv v8, v12, v8
vadd.vv v12, v20, v16
add
        s1, t2, s10
vle64.v v16, (s1)
        s1, t3, s10
add
vle64.v v20, (s1)
        s1, s2, s10
add
vse64.v v8, (s1)
        s9, t4, s10
add
vadd.vv v16, v20, v16
add
        s11, t0, s10
vle64.v v20, (s11)
vse64.v v12, (s9)
add
        s1, t1, s10
vse64.v v16, (s1)
vsll.vi v20, v20, 1
vadd.vv v28, v8, v28
vadd.vv v28, v28, v12
vadd.vv v28, v28, v16
vadd.vv v28, v28, v20
vse64.v v28, (s11)
add
        s6, s6, s7
        s10, s10, s8
add
        s6, s4, .LBB0_4
bne
```

### A.11. Fractional Lmul example

This appendix presents a non-normative example to help explain where compilers can make good use of the fractional LMUL feature.

Consider the following (admittedly contrived) loop written in C:

```
void add_ref(long N,
    signed char *restrict c_c, signed char *restrict c_a, signed char *restrict
c_b,
   long *restrict l_c, long *restrict l_a, long *restrict l_b,
   long *restrict l_d, long *restrict l_e, long *restrict l_f,
   long *restrict l_g, long *restrict l_h, long *restrict l_i,
   long *restrict l_j, long *restrict l_k, long *restrict l_l,
   long *restrict l m) {
 long i;
 for (i = 0; i < N; i++) {
    c_c[i] = c_a[i] + c_b[i]; // Note this 'char' addition that creates a mixed
type situation
   l_c[i] = l_a[i] + l_b[i];
   l_f[i] = l_d[i] + l_e[i];
   l_i[i] = l_g[i] + l_h[i];
   l_l[i] = l_k[i] + l_j[i];
   l_m[i] += l_m[i] + l_c[i] + l_f[i] + l_i[i] + l_l[i];
 }
}
```

The example loop has a high register pressure due to the many input variables and temporaries required. The compiler realizes there are two datatypes within the loop: an 8-bit 'char' and a 64-bit 'long \*'. Without fractional LMUL, the compiler would be forced to use LMUL=1 for the 8-bit computation and LMUL=8 for the 64-bit computation(s), to have equal number of elements on all computations within the same loop iteration. Under LMUL=8, only 4 registers are available to the register allocator. Given the large number of 64-bit variables and temporaries required in this loop, the compiler ends up generating a lot of spill code. The code below demonstrates this effect:

```
.LBB0_4:
                                         # %vector.body
                                         # =>This Inner Loop Header: Depth=1
   add
            s9, a2, s6
   vsetvli s1, zero, e8,m1,ta,mu
   vle8.v v25, (s9)
            s1, a3, s6
   add
   vle8.v v26, (s1)
   vadd.vv v25, v26, v25
   add
            s1, a1, s6
   vse8.v v25, (s1)
   add
            s9, a5, s10
   vsetvli s1, zero, e64,m8,ta,mu
   vle64.v v8, (s9)
   add s1, a6, s10
   vle64.v v16, (s1)
            s1, a7, s10
   vle64.v v24, (s1)
            s1, s3, s10
   add
   vle64.v v0, (s1)
            a0, -112(s0)
```

```
ld
        a0, -128(s0)
vs8r.v v0, (a0) # Spill LMUL=8
        s9, t6, s10
add
        s11, t5, s10
add
add
        ra, t2, s10
        s1, t3, s10
add
vle64.v v0, (s9)
ld
        s9, -136(s0)
vs8r.v v0, (s9) # Spill LMUL=8
vle64.v v0, (s11)
        s9, -144(s0)
vs8r.v v0, (s9) # Spill LMUL=8
vle64.v v0, (ra)
ld
        s9, -160(s0)
vs8r.v v0, (s9) # Spill LMUL=8
vle64.v v0, (s1)
ld
        s1, -152(s0)
vs8r.v v0, (s1) # Spill LMUL=8
vadd.vv v16, v16, v8
        s1, -128(s0)
vl8r.v v8, (s1) # Reload LMUL=8
vadd.vv v8, v8, v24
ld
        s1, -136(s0)
vl8r.v v24, (s1) # Reload LMUL=8
        s1, -144(s0)
vl8r.v v0, (s1) # Reload LMUL=8
vadd.vv v24, v0, v24
       s1, -128(s0)
vs8r.v v24, (s1) # Spill LMUL=8
       s1, -152(s0)
ld
vl8r.v v0, (s1) # Reload LMUL=8
        s1, -160(s0)
ld
vl8r.v v24, (s1) # Reload LMUL=8
vadd.vv v0, v0, v24
        s1, a4, s10
add
vse64.v v16, (s1)
add
        s1, s2, s10
vse64.v v8, (s1)
vadd.vv v8, v8, v16
        s1, t4, s10
add
        s9, -128(s0)
vl8r.v v16, (s9) # Reload LMUL=8
vse64.v v16, (s1)
add
        s9, t0, s10
vadd.vv v8, v8, v16
vle64.v v16, (s9)
add
        s1, t1, s10
vse64.v v0, (s1)
vadd.vv v8, v8, v0
vsll.vi v16, v16, 1
vadd.vv v8, v8, v16
```

```
vse64.v v8, (s9)
add s6, s6, s7
add s10, s10, s8
bne s6, s4, .LBB0_4
```

If instead of using LMUL=1 for the 8-bit computation, the compiler is allowed to use a fractional LMUL=1/2, then the 64-bit computations can be performed using LMUL=4 (note that the same ratio of 64-bit elements and 8-bit elements is preserved as in the previous example). Now the compiler has 8 available registers to perform register allocation, resulting in no spill code, as shown in the loop below:

```
.LBB0_4:
                                         # %vector.body
                                         # =>This Inner Loop Header: Depth=1
   add
            s9, a2, s6
   vsetvli s1, zero, e8,mf2,ta,mu // LMUL=1/2 !
   vle8.v
           v25, (s9)
   add
            s1, a3, s6
   vle8.v v26, (s1)
   vadd.vv v25, v26, v25
            s1, a1, s6
   add
   vse8.v v25, (s1)
   add
            s9, a5, s10
   vsetvli s1, zero, e64,m4,ta,mu // LMUL=4
   vle64.v v28, (s9)
   add
            s1, a6, s10
   vle64.v v8, (s1)
   vadd.vv v28, v8, v28
            s1, a7, s10
   add
   vle64.v v8, (s1)
   add s1, s3, s10
   vle64.v v12, (s1)
   add
            s1, t6, s10
   vle64.v v16, (s1)
   add
            s1, t5, s10
   vle64.v v20, (s1)
            s1, a4, s10
   add
   vse64.v v28, (s1)
   vadd.vv v8, v12, v8
   vadd.vv v12, v20, v16
            s1, t2, s10
   add
   vle64.v v16, (s1)
   add
            s1, t3, s10
   vle64.v v20, (s1)
   add
            s1, s2, s10
   vse64.v v8, (s1)
            s9, t4, s10
   add
   vadd.vv v16, v20, v16
   add
            s11, t0, s10
   vle64.v v20, (s11)
   vse64.v v12, (s9)
   add
            s1, t1, s10
```

```
vse64.v v16, (s1)
vsll.vi v20, v20, 1
vadd.vv v28, v8, v28
vadd.vv v28, v28, v12
vadd.vv v28, v28, v16
vadd.vv v28, v28, v20
vse64.v v28, (s11)
add s6, s6, s7
add s10, s10, s8
bne s6, s4, .LBB0_4
```

# Index

```
В
bi-endian, 8
С
core
   accelerator, 3
   cluster
      multiprocessors, 3
   component, 3
   extensions
      coprocessor, 3
E
endian
   bi-, 8
  little and big, 8
exceptions, 9
Η
hart
   execution environment, 4
I
ILEN, 8
IMAFD, 8
interrupts, 9
ISA
   definition, 2
M
memory access
   implicit and explicit, 7, 7
T
traps, 9
U
unspecified
   behaviors, 10
   values, 10
```

# **Bibliography**

ANSI/IEEE Std 754-2008, IEEE standard for floating-point arithmetic. (2008). "Institute of Electrical and Electronic Engineers".

Katevenis, M. G. H., Sherburne, R. W., Jr., Patterson, D. A., & Séquin, C. H. (1983, August). The RISC II micro-architecture. *Proceedings VLSI 83 Conference*.

Lee, D. D., Kong, S. I., Hill, M. D., Taylor, G. S., Hodges, D. A., Katz, R. H., & Patterson, D. A. (1989). A VLSI Chip Set for a Multiprocessor Workstation—Part I: An RISC Microprocessor with Coprocessor Interface and Support for Symbolic Processing. *IEEE JSSC*, 24(6), 1688—1698.

Pan, H., Hindman, B., & Asanović, K. (2009, March). Lithe: Enabling Efficient Composition of Parallel Libraries. *Proceedings of the 1st USENIX Workshop on Hot Topics in Parallelism (HotPar '09)*.

Pan, H., Hindman, B., & Asanović, K. (2010, June). Composing Parallel Software Efficiently with Lithe. 31st Conference on Programming Language Design and Implementation.

Patterson, D. A., & Séquin, C. H. (1981). RISC I: A Reduced Instruction Set VLSI Computer. ISCA, 443–458.

Ungar, D., Blau, R., Foley, P., Samples, D., & Patterson, D. (1984). Architecture of SOAR: Smalltalk on a RISC. ISCA, 188–197.



