

D2 Prepared	don		15.01.2021
+ + + + + + + + + + + + + + + + + + + +			
ROM			
inputs: d	k, reset, MDR_6	us, loed_MDR, loed.	- MAR, CS, R-M
input: sys			
-, , , , , , , , , , , , , , , , , , ,			
The progrem is	in reed any	memony (RO	IW)
4	- -	<u> </u>	
For 1 loed M	AR cantral a	signel it sto	
opogo It store	plete in	mov and m	of voniebles.
Topp in loc	h up teletes	FPGA.	
03/29 B		1	
00/11/0			
Dr mor	mdr	At address	0 if the
	store, 10000	progrem &	se back
	local, 10000	to 3 odder	ess of and
	cold ,00101	it seves	
	tore, 10000	in mol ver	relote
	one,00/10		
101	00019	2;	
00110	00001	1 - 3 000 900	7 - 1949a B.
	Q	July 1955	
The memory	send deta	to systems	only
: (the mer)	147 12 'N' or 'O	1	Ju7 = 1
DAW Wites	dete to 6	ies, otherwise	ROM does -
Roll use only	7 oddnesses	and RIAW in	se 16.
which ove	one helf of	lous velue.	
5 bit address	: First digit:	11 - RAM write	s to lens
1. 0 20M	uniter to lew	S	
Four objects	adoless o	I memon.	
1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1			1
	Prior Nama	Print Name	cond with Date
Signed by Originator			
Signed by Witness		Print Name	Date



```
assign sysbus = (MDR_bus & mar[WORD_W-OP_W-1] & ~(mar == 5'd31)) ? mdr : {WORD_W{1'bZ}};
                                                                                 ROM. SV
     always ff @(posedge clock, negedge n_reset)
       begin
39
40
       if (~n_reset)
begin
        mdr <= 0;
42
43
44
45
46
47
48
49
        mar <= 0:
         end
        if (load_MAR)
  mar <= sysbus[WORD_W-OP_W-1:0];
else if (load_MDR)</pre>
         mdr <= sysbus;
else if (CS & mar[WORD_W-OP_W-1] & ~(mar == 5'd31))
50
            mdr <= mem[mar[WORD_W-OP_W-2:0]];
51
52
            mem[mar[WORD_W-OP_W-2:0]] <= mdr;</pre>
  apades
                    load
          100
                         5 d 30
                                                        get
                                                                  1st number
                                                                                      number
                                                              always_comb
                                                      47
    rvagnem
                                                                 begin
                                                            白
                                                      48
                                                                 mdr = 0;
                                                      49
             XOX
                                                                 case (mar)
                                                      50
             ALV :
                                                      51
    in
                                                                    0: mdr = { LOAD, 5'd5};
                                                      52
                                                                         1: mdr = { STORE, 5'd16};
                                                      53
   xov in ALU.SV
                                                                         2: mdr = { LOAD, 5'd6};
                                                       54
                                                                         3: mdr = { `XOR, 5'd16};
      else if [ALV-xav
                                                       55
                                                                    4: mdr = { `STORE, 5'd31};
                                                       56
                                                                         5: mdr = 5'b00001;
                                                       57
                        L= ecc syshus
                                                                         6: mdr = 5'b10101;
                                                       58
 in sequencer_sv
                                                                    default: mdr = 0;
                                                       59
                                                                  endcase
                                                       60
                                                                  end
                                                       61
                                                       62
                                                                endmodule
                                                       63
    Signed by Originator
                                                                                                     Date
                                                                Print Name
  Signed by Witness
```



- + 2	5.2	
. 3	For stitches is 4 velve i've got similal	Yon:
To Salar	TrestCPU/pwitches Sh04 O4 O4 O4 O7 O6 O7 O7 O7 O7 O7 O7)A
	I've got similar results es in similar although for 12 stete the display of some stetes 100' end the for the some stetes HEX1 display 8 digit instead at 10 digit Similation 00 2 1 e 1 e 2 04 01 2 30 10 04 2 02 2 1 e	hons
dorla dorla	The problem with such Geherrow wes quite simple. Reset Gutton should be presse Gefore starting a progreen in atherhenol The correct Geherrow displey '2 stel	the
99	So the it is interpreted as a state	ted + + + + + + + + + + + + + + + + + + +
2 M S		
30	Signed by Originator Print Name Signed by Witness Print Name	Date Date

```
8 systems
                                                        and
                                   simulation
                        displayed
always comb
  begin
  mdr = 0;
                                                           This program
  case (mar)
        0: mdr = { `LOAD, 5'd10};
        1: mdr = { STORE, 5'd21}; //Store counter
        2: mdr = { LOAD, 5'd30}; //Get Char
        3: mdr = { `XOR,5'dll}; //Encrypt/Decrypt
        4: mdr = { STORE, 5'd31}; //Display in HEX
        5: mdr = { `LOAD, 5'd21};
        6: mdr = { SUB, 5 d9};//Decrement counter
                                                          edd displey into
        7: mdr = { BNE, 5'd9};//Repeat, if 8bit block - end
        8: mdr = 0;
                                                          hex
        9: mdr = 1;
       10: mdr = 7;
       11: mdr = 5'b10101;//key
   default: mdr = 0;
  endcase
  end
endmodule
    100
                                                                                Dia!
 Signed by Originator
                                               Print Name
                                                                            Date
 Signed by Witness
                                               Print Name
                                                                            Date
```