

D2 Preparation

15.01.2020

ROM

inputs: clk, reset, MDR-bus, load\_MDR, load\_MAR, CS, R\_MN

inout: sysbus

The program is in read only memory (ROM).

For load\_MAR control signal it stores  
 It store data in mar and mdr variables.  
 in look up tables in FPGA.

mar	mdr	At address 0 if the
00000	store, 10000	program store back
00001	load, 10000	to 3 address and
00010	add, 00101	it serves store, 5'dig
00011	store, 10000	in mdr variable.
00100	bne, 00110	
00101	<del>load, 00010</del> 2;	
00110	<del>load, 00001</del> 1;	

The memory send data to sysbus only  
 if the mar[4] is '1' or '0'. For mar[4] = 1  
 RAM writes data to bus, otherwise RAM does it.  
 RAM use only 7 addresses, and RAM use 16.  
 which are one half of bus value.

5 bit address: First digit: '1' - RAM writes to bus  
 '0' RAM writes to bus.  
 Four digits: address of memory.

Signed by Originator

Print Name

Date

Signed by Witness

Print Name

Date







```

34 assign sysbus = (MDR_bus & mar[WORD_W-OP_W-1] & ~(mar == 5'd31)) ? mdr : {WORD_W{1'bZ}};
35
36
37 always_ff @(posedge clock, negedge n_reset)
38 begin
39   if (~n_reset)
40     begin
41       mdr <= 0;
42       mar <= 0;
43     end
44   else
45     if (load_MAR)
46       mar <= sysbus[WORD_W-OP_W-1:0];
47     else if (load_MDR)
48       mdr <= sysbus;
49     else if (CS & mar[WORD_W-OP_W-1] & ~(mar == 5'd31))
50       if (R_NW)
51         mdr <= mem[mar[WORD_W-OP_W-2:0]];
52     else
53       mem[mar[WORD_W-OP_W-2:0]] <= mdr;
54   end

```

RAM.SV



opcodes

000 load

001 store

010 add

011 sub

100 bne

101 xor new!

Program which reads 2 numbers from the switches and displays the sum on the 7 segment display:

LOAD, 5'd30 ← get 1st number

STORE, 5'd16 ← store in RAM

LOAD, 5'd30 ← get 2nd number

ADD, 5'd16 ← add to 1st number

STORE, 5'd31 ← display on hex

Program which use  
new xor function  
in ALU:

xor in ALU.SV:

else if (ALU\_xor)

ecc &lt;= ecc ^ sysbus

in sequencer.SV:

58: if (ALU\_xor == 'XOR) -  
ALU\_xor = 1'b1;

```

47 always_comb
48 begin
49   mdr = 0;
50   case (mar)
51
52     0: mdr = {`LOAD, 5'd5};
53     1: mdr = {`STORE, 5'd16};
54     2: mdr = {`LOAD, 5'd6};
55     3: mdr = {`XOR, 5'd16};
56     4: mdr = {`STORE, 5'd31};
57     5: mdr = 5'b00001;
58     6: mdr = 5'b10101;
59     default: mdr = 0;
60   endcase
61 end
62
63 endmodule

```


Signed by Originator

Signed by Witness

Print Name

Date





The simulation of xor encrypting program.

The value h'01 (bin 0001) is xor by code 'h'15 (10101) and the score 'h'14 (10100) is displayed on hex display.

The Lab

Lab Code:	None	Poor	OK	Good	Exceptional	Outstanding
Preparation	0	1	2	3	4	5
Progress	0	1	2	3	4	5
Understanding	0	1	2	3	4	5
Logbook Use	0	1	2	3	4	5
Demonstrators only						
Print Full Name	Jie Zhan				Signed	Zhan

Lab work D2

3.1

10/01/20

The behaviour of 2.1 program is quite weird. The generally display follows previous simulation but in '2' state there are wrong numbers displayed, instead of turning off screen on '2' state there are wrong, random numbers.

During this state, FPGA use this register to store data in sysbus variable which is global variable (type wire).

Simulation	00	2	30	10	00	2	01	2	10	10	2	00	02	42
Behaviour	00	20	30	10	00	00	01	00	10	10	00	00	02	40
S	45	05	2	02	03	2	30	10	02	2				
B	45	05	00	02	03	20	30	10	02	00				

Signed by Originator

Print Name

Date

Signed by Witness

Print Name

Date



### 3.2

For switches 1A 4 value i've got simulation:

TestCPU/switches	7h12	7h40	7h40	7h00	04	01	30	10	04	02	04	02
/TestCPU/dep0	7h12	7h40	7h40	7h00	04	01	30	10	04	02	04	02
/TestCPU/dep1	7h40	7h40	7h40	7h00	04	01	30	10	04	02	04	02
/TestCPU/dep2	7h40	7h40	7h40	7h00	04	01	30	10	04	02	04	02
/TestCPU/dep3	7h40	7h40	7h40	7h00	04	01	30	10	04	02	04	02
/TestCPU/dep4	7h40	7h40	7h40	7h00	04	01	30	10	04	02	04	02

I've got similar results as in simulation, although for '2 state the display shows '00' and for ~~HEX1~~ some states HEX1 display '8 digit' instead of '0 digit'.  
Switches value: 04

Simulation	00	2	1e	1e	2	04	01	2	30	10	04	2	02	2	1e	1e	2
Behaviour	00	00	1e	1e	00	84	01	00	30	10	84	00	02	00	1e	1e	00

The problem with such behaviour was quite simple. Reset button should be pressed before starting a program. In other hand the ~~result~~ outcome of program is random.

The correct behaviour display '2 state as 00. The '2 state cannot be detected so ~~the~~ it is interpreted as '0 state.



3.3

The behaviour of system and hex displays is consistent with simulation.

'Z' state is displayed as '0' due to impossible measurement of 'Z' state.

~~Proble~~ Program correctly is getting value and encrypting it

3.4

string - oiytmnrk

```
always_comb
begin
  mdr = 0;
  case (mar)
    0: mdr = {'LOAD, 5'd10};
    1: mdr = {'STORE, 5'd21}; //Store counter
    2: mdr = {'LOAD, 5'd30}; //Get Char
    3: mdr = {'XOR, 5'd11}; //Encrypt/Decrypt
    4: mdr = {'STORE, 5'd31}; //Display in HEX
    5: mdr = {'LOAD, 5'd21};
    6: mdr = {'SUB, 5'd9}; //Decrement counter
    7: mdr = {'BNE, 5'd9}; //Repeat, if 8bit block - end
    8: mdr = 0;
    9: mdr = 1;
    10: mdr = 7;
    11: mdr = 5'b10101; //key
    default: mdr = 0;
  endcase
end
endmodule
```

This program is taking 8-bit char from switches input and encrypting it and display into hex.

3-8-24

8+16

1100  
0010  
10000

1100

1111  
0101  
1010

↓  
10<sub>10</sub>

Signed by Originator

Print Name

Date

Signed by Witness

Print Name

Date



## 3.3 Testing


switch value

encrypted value

key: 10101

01111  
10101  
11010  
11010  
11010

New function load data ('LDA')  
Load only data of address



10100 10000  
1011 10101  
10101 11000  
11100 11000

11 → 1e

12 → 1s

01111	01000	11001
10101	10101	10101
11010	11101	01100
16	1d	0c

code 10101 encrypt

o	-	01111	}	0a
i	-	01000		1d
y	-	11001		0a
+	-	10100		01
m	-	01101		18
m	-	01101		18
v	-	11110		0b
k	-	01011		1c

Signed by Originator

Print Name

Date

Signed by Witness

Print Name

Date



always\_comb

begin

mdr = 0;

case (mar).

//load pointer (5'd6) (0)

0: mdr = {`LOAD, 5'd9};

1: mdr = {`STORE, 5'd20};

//save pointer in ram (5'd20) &lt;-- bne function loop (1)

2: mdr = {`LDE, 5'd20};

//load from (5'd20) (2)

3: mdr = {`XOR, 5'd10};

//xor from (5'd7) (3)

4: mdr = {`STORE, 5'd31};

//store in hex (4)

//4:

//increment pointer (load, add 1, (can use INC op code)) (5) (6)

5: mdr = {`LOAD, 5'd20};

6: mdr = {`INC, 5'd0};

//mdr = {`STORE, 5'd20};

//bne 1 (7)

7: mdr = {`BNE, 5'd8};

8: mdr = 1;

9: mdr = 5'd11; //Start data pointer

10: mdr = 5'b10101; //code

11: mdr = 5'b01111; //data 1-8 bits to encode

12: mdr = 5'b01000;

13: mdr = 5'b11001;

14: mdr = 5'b10100;

15: mdr = 5'b01101;

16: mdr = 5'b01101;

17: mdr = 5'b11110;

18: mdr = 5'b01011;

default: mdr = 0;

endcase

end

	Msgs	
/TestCPU/dock	1'h0	
/TestCPU/c1/sysbus	8'hf4	
/TestCPU/c1/hex1	4'h1	0 1 0 1 0 1
/TestCPU/c1/hex2	4'he	0 a d c 1 8 b e
/TestCPU/c1/s1/Pre...	s2	
/TestCPU/c1/p1/count	5'h03	
/TestCPU/c1/a1/acc	8'h13	0c 0f

Decrypting the code 8-bit data by  
xor gate cipher.

Signed by Originator \_\_\_\_\_ Print Name \_\_\_\_\_ Date \_\_\_\_\_

Signed by Witness \_\_\_\_\_ Print Name \_\_\_\_\_ Date \_\_\_\_\_