


Multi Cycle CPU


Jason Mars

Why a Multiple Cycle CPU?




Why a Multiple Cycle CPU?

- The problem => single-cycle cpu has a cycle time long enough to complete the longest instruction in the machine




Why a Multiple Cycle CPU?

- The problem => single-cycle cpu has a cycle time long enough to complete the longest instruction in the machine
- The solution => break up execution into smaller tasks, each task taking a cycle, different instructions requiring different numbers of cycles or tasks




Why a Multiple Cycle CPU?

- The problem => single-cycle cpu has a cycle time long enough to complete the longest instruction in the machine
- The solution => break up execution into smaller tasks, each task taking a cycle, different instructions requiring different numbers of cycles or tasks
- Other advantages => reuse of functional units (e.g., alu, memory)




Why a Multiple Cycle CPU?

- The problem => single-cycle cpu has a cycle time long enough to complete the longest instruction in the machine
- The solution => break up execution into smaller tasks, each task taking a cycle, different instructions requiring different numbers of cycles or tasks
- Other advantages => reuse of functional units (e.g., alu, memory)




Why a Multiple Cycle CPU?

- The problem => single-cycle cpu has a cycle time long enough to complete the longest instruction in the machine
 - The solution => break up execution into smaller tasks, each task taking a cycle, different instructions requiring different numbers of cycles or tasks
 - Other advantages => reuse of functional units (e.g., alu, memory)
-
- $ET = IC * CPI * CT$



High Level View



Breaking Execution into Clock Cycles

- We will have five execution steps (not all instructions use all five)
 - fetch
 - decode & register fetch
 - execute
 - memory access
 - write-back
- We will use Register-Transfer-Language (RTL) to describe these steps

Breaking Execution into Clock Cycles

Breaking Execution into Clock Cycles

- Introduces extra registers when:
 - Signal is **computed** in one clock cycle and **used** in another, AND
 - The inputs to the functional block that outputs this signal can **change** before the signal is written into a state element.


Breaking Execution into Clock Cycles

- Introduces extra registers when:
 - Signal is **computed** in one clock cycle and **used** in another, AND
 - The inputs to the functional block that outputs this signal can **change** before the signal is written into a state element.
- Significantly complicates control. **Why?**


Breaking Execution into Clock Cycles

- Introduces extra registers when:
 - Signal is **computed** in one clock cycle and **used** in another, AND
 - The inputs to the functional block that outputs this signal can **change** before the signal is written into a state element.
- Significantly complicates control. **Why?**
- The goal is to **balance** the amount of work done each cycle.

Multi-Cycle Datapath




Multi-Cycle Datapath




- **More Latches**

Multi-Cycle Datapath



- **More Latches**
- **One ALU**

Multi-Cycle Datapath



- **More Latches**
- **One ALU**
- **One Memory Unit**

1. Fetch

$IR = Mem[PC]$

$PC = PC + 4$

(may not be final value of PC)

2. Instruction Decode and Register Fetch

$A = \text{Reg}[\text{IR}[25-21]]$

$B = \text{Reg}[\text{IR}[20-16]]$

$\text{ALUOut} = \text{PC} + (\text{sign-extend}(\text{IR}[15-0]) \ll 2)$

2. Instruction Decode and Register Fetch

$A = \text{Reg}[\text{IR}[25-21]]$

$B = \text{Reg}[\text{IR}[20-16]]$

$\text{ALUOut} = \text{PC} + (\text{sign-extend}(\text{IR}[15-0]) \ll 2)$

- *compute target before we know if it will be used
(may not be branch, branch may not be taken)*

2. Instruction Decode and Register Fetch

$A = \text{Reg}[\text{IR}[25-21]]$

$B = \text{Reg}[\text{IR}[20-16]]$

$\text{ALUOut} = \text{PC} + (\text{sign-extend}(\text{IR}[15-0]) \ll 2)$

- *compute target before we know if it will be used
(may not be branch, branch may not be taken)*
- ***ALUOut** is a new state element (temp register)*

2. Instruction Decode and Register Fetch

$A = \text{Reg}[\text{IR}[25-21]]$

$B = \text{Reg}[\text{IR}[20-16]]$

$\text{ALUOut} = \text{PC} + (\text{sign-extend}(\text{IR}[15-0]) \ll 2)$

- *compute target before we know if it will be used
(may not be branch, branch may not be taken)*
- ***ALUOut** is a new state element (temp register)*
- *everything up to this point must be **Instruction-independent**, because we still haven't decoded the instruction.*

2. Instruction Decode and Register Fetch

$A = \text{Reg}[\text{IR}[25-21]]$

$B = \text{Reg}[\text{IR}[20-16]]$

$\text{ALUOut} = \text{PC} + (\text{sign-extend}(\text{IR}[15-0]) \ll 2)$

- *compute target before we know if it will be used (may not be branch, branch may not be taken)*
- ***ALUOut** is a new state element (temp register)*
- *everything up to this point must be **Instruction-independent**, because we still haven't decoded the instruction.*
- *everything instruction (opcode)-dependent from here on.*

3. Execution, Memory Address Computation, or Branch Completion

- Memory reference (load or store)
 - $ALUOut = A + \text{sign-extend}(IR[15-0])$
- R-type
 - $ALUOut = A \text{ op } B$
- Branch
 - if $(A == B)$ $PC = ALUOut$

*At this point, Branch is complete, and we start over;
others require more cycles.*

4. Memory access or R-type completion

- Memory reference (load or store)
 - Load
 - $MDR = Mem[ALUout]$
 - Store
 - $Mem[ALUout] = B$
- R-type
 - $Reg[IR[15-11]] = ALUout$

R-type is complete, store is complete.

5. Memory Write-Back


$\text{Reg}[\text{IR}[20-16]] = \text{MDR}$

load is complete


Summary of Execution Steps

Step	R-type	Memory	Branch
Instruction Fetch	$IR = Mem[PC]$ $PC = PC + 4$		
Instruction Decode/ register fetch	$A = Reg[IR[25-21]]$ $B = Reg[IR[20-16]]$ $ALUout = PC + (sign-extend(IR[15-0]) \ll 2)$		
Execution, address computation, branch completion	$ALUout = A \text{ op } B$	$ALUout = A +$ sign- extend($IR[15-0]$)	if ($A==B$) then $PC=ALUout$
Memory access or R- type completion	$Reg[IR[15-11]] =$ $ALUout$	memory-data = $Mem[ALUout]$ <i>or</i> $Mem[ALUout]=$ B	
Write-back		$Reg[IR[20-16]] =$ memory-data	

Complete Multi-Cycle Datapath




Complete Multi-Cycle Datapath




New Instruction Appears Out of Nowhere? Which One?

1. Instruction Fetch




IR = Memory[PC]
PC = PC + 4

1. Instruction Fetch



IR = Memory[PC]
PC = PC + 4


1. Instruction Fetch



IR = Memory[PC]


PC = PC + 4

1. Instruction Fetch



IR = Memory[PC]
PC = PC + 4

2. Instruction Decode and Register Fetch




A = Register[IR[25-21]]

B = Register[IR[20-16]]

ALUOut = PC + (sign-extend (IR[15-0]) << 2)

2. Instruction Decode and Register Fetch




A = Register[IR[25-21]]

B = Register[IR[20-16]]

ALUOut = PC + (sign-extend (IR[15-0]) << 2)

2. Instruction Decode and Register Fetch




A = Register[IR[25-21]]

B = Register[IR[20-16]]

ALUOut = PC + (sign-extend (IR[15-0]) << 2)

2. Instruction Decode and Register Fetch




A = Register[IR[25-21]]

B = Register[IR[20-16]]


ALUOut = PC + (sign-extend (IR[15-0]) << 2)

3. Execution (R-Type)




$$\text{ALUout} = A \text{ op } B$$

3. Execution (R-Type)




$$\text{ALUout} = A \text{ op } B$$

4. R-Type Completion




Reg[IR[15-11]] = ALUout

4. R-Type Completion




Reg[IR[15-11]] = ALUOut

4. R-Type Completion



Reg[IR[15-11]] = ALUOut

3. Branch Completion




if (A == B) PC = ALUOut

The diagram illustrates the internal components and data paths of a processor. Key elements include:

- PC (Program Counter):** Receives the next instruction address from the PC Mux and outputs the current instruction address to the Memory Mux and the Instruction Register.
- Memory:** Receives an address from the Memory Mux and outputs MemData to the Memory data register. It also receives write data from the ALUOut.
- Instruction Register:** Receives the instruction from the PC and outputs various fields to other components:
 - Instruction [31-26] to the Read register 1.
 - Instruction [25-21] to the Read register 2.
 - Instruction [20-16] to the Write register.
 - Instruction [15-0] to the Memory data register.
 - Instruction [15-11] to the ALU Mux 1.
 - Instruction [5-0] to the ALU control and the PC Mux.
- Registers:**
 - Read register 1 and 2:** Output read data 1 and 2 to the ALU Mux 1.
 - Write register:** Receives write data from the ALU Mux 1.
 - Memory data register:** Receives data from memory and outputs to the ALU Mux 1.
- ALU (Arithmetic Logic Unit):**
 - Receives two 4-bit operands from the ALU Mux 1.
 - Receives a 4-bit control signal from the ALU control.
 - Outputs the ALU result to the ALUOut.
 - Outputs the Zero flag to the PC Mux.
- Multiplexers (Mux):**
 - PC Mux:** Selects the next PC value based on the Zero flag and the instruction's Op field.
 - ALU Mux 1:** Selects the two 4-bit operands for the ALU based on the instruction's Op field.
 - ALU Mux 2:** Selects the ALU result or the PC [31-28] shifted left 2 for the PC [31-0] output.
- Control and Signaling:**
 - Op [5-0]:** The operation code from the instruction, which controls the ALU Mux 1, the ALU control, and the PC Mux.
 - ALU control:** A 4-bit unit that interprets the Op field and sends control signals to the ALU.
 - Sign extend:** Takes the 16-bit instruction [15-0] and extends it to 32 bits.
 - Shift left 2:** Shifts the 32-bit sign-extended value left by 2 bits.


if (A == B) PC = ALUOut

3. Branch Completion




if (A == B) PC = ALUOut

4. Memory Address Computation




$$\text{ALUout} = A + \text{sign-extend}(\text{IR}[15-0])$$

4. Memory Address Computation




$$\text{ALUout} = A + \text{sign-extend}(\text{IR}[15-0])$$

4. Memory Address Computation




$$\text{ALUout} = A + \text{sign-extend}(\text{IR}[15-0])$$

4. Memory Access Load




memory-data = Memory[ALUout]

4. Memory Access Load




memory-data = Memory[ALUOut]

4. Memory Access Load




memory-data = Memory[ALUout]

4. Memory Access Store




Memory[ALUout] = B

4. Memory Access Store




Memory[ALUout] = B

4. Memory Access Store




Memory[ALUout] = B

5. Load Write-Back



Reg[IR[20-16]] = memory-data

5. Load Write-Back




Reg[IR[20-16]] = memory-data

The diagram illustrates the internal components and data paths of a processor. Key elements include:

- PC (Program Counter):** Receives the next instruction address from the PC Mux and provides the address to the Memory.
- Memory:** Receives the address from the PC Mux and provides MemData to the Memory data register and the Instruction register.
- Instruction Register:** Receives the instruction from the PC Mux and provides various instruction fields to other components.
- Registers:** Includes Read register 1, Read register 2, and a Write register. They receive data from the ALU and provide data to the ALU.
- ALU (Arithmetic Logic Unit):** Performs operations on data from registers and memory. It receives control signals from the ALU control unit and provides the ALUOut to the ALU Mux.
- Multiplexers (Mux):** Used to select between different data sources for the PC, registers, and the ALU.
- Control Unit:** Receives control signals from the ALU and provides control signals to the ALU, registers, and memory.

PC = PC[31-28] | (IR[25-0] <<2)

3. Jump Completion




$$PC = PC[31-28] \mid (IR[25-0] \ll 2)$$


What About the Control?

- Single-cycle control used **combinational** logic
- What does Multi-cycle control use?
 - **FSM** defines a succession of states, **transitions** between states (based on inputs), and outputs (based on state)
 - First two states same for every instruction, next state depends on opcode


Multi-Cycle Control




Multi-Cycle Control



Multi-Cycle Control - The Full FSM



Multi-Cycle Control - The Full FSM




Which type of instruction is the slowest?

Some Juicy Questions

- How many cycles will it take to execute this code?

```
lw $t2, 0($t3)
lw $t3, 4($t3)
beq $t2, $t3, Label #assume not taken
add $t5, $t2, $t3
sw $t5, 8($t3)
Label: ...
```

- Whats going on during the 8th cycle of execution?
- In what cycle does the actual addition of \$t2 and \$t3 take place?
- Assume 20% loads, 10% stores, 50% R-type, 20% branches, what is the CPI?




Some Juicy Questions

- How many cycles will it take to execute this code?

```

5  lw $t2, 0($t3)
   lw $t3, 4($t3)
   beq $t2, $t3, Label #assume not taken
   add $t5, $t2, $t3
   sw $t5, 8($t3)
   Label: ...
    
```

- Whats going on during the 8th cycle of execution?
- In what cycle does the actual addition of \$t2 and \$t3 take place?
- Assume 20% loads, 10% stores, 50% R-type, 20% branches, what is the CPI?



Some Juicy Questions

- How many cycles will it take to execute this code?

5 lw \$t2, 0(\$t3)

5 lw \$t3, 4(\$t3)

beq \$t2, \$t3, Label #assume not taken

add \$t5, \$t2, \$t3


sw \$t5, 8(\$t3)

Label: ...

- Whats going on during the 8th cycle of execution?

- In what cycle does the actual addition of \$t2 and \$t3 take place?

- Assume 20% loads, 10% stores, 50% R-type, 20% branches, what is the CPI?




Some Juicy Questions

- How many cycles will it take to execute this code?

```

5 lw $t2, 0($t3)
5 lw $t3, 4($t3)
3 beq $t2, $t3, Label #assume not taken
  add $t5, $t2, $t3
  sw $t5, 8($t3)
  Label: ...
    
```

- Whats going on during the 8th cycle of execution?
- In what cycle does the actual addition of \$t2 and \$t3 take place?
- Assume 20% loads, 10% stores, 50% R-type, 20% branches, what is the CPI?




Some Juicy Questions

- How many cycles will it take to execute this code?

```

5 lw $t2, 0($t3)
5 lw $t3, 4($t3)
3 beq $t2, $t3, Label #assume not taken
4 add $t5, $t2, $t3
  sw $t5, 8($t3)
Label: ...
    
```

- Whats going on during the 8th cycle of execution?
- In what cycle does the actual addition of \$t2 and \$t3 take place?
- Assume 20% loads, 10% stores, 50% R-type, 20% branches, what is the CPI?




Some Juicy Questions

- How many cycles will it take to execute this code?

```

5 lw $t2, 0($t3)
5 lw $t3, 4($t3)
3 beq $t2, $t3, Label #assume not taken
4 add $t5, $t2, $t3
4 sw $t5, 8($t3)
Label: ...
    
```

- Whats going on during the 8th cycle of execution?
- In what cycle does the actual addition of \$t2 and \$t3 take place?
- Assume 20% loads, 10% stores, 50% R-type, 20% branches, what is the CPI?



Some Juicy Questions

- How many cycles will it take to execute this code?

```


5 lw $t2, 0($t3)
5 lw $t3, 4($t3)
3 beq $t2, $t3, Label #assume not taken
4 add $t5, $t2, $t3
4 sw $t5, 8($t3)
Label: ...
    
```

- Whats going on during the 8th cycle of execution?

21

- In what cycle does the actual addition of \$t2 and \$t3 take place?

- Assume 20% loads, 10% stores, 50% R-type, 20% branches, what is the CPI?



Some Juicy Questions

- How many cycles will it take to execute this code?

```

5 lw $t2, 0($t3)
5 lw $t3, 4($t3)
3 beq $t2, $t3, Label #assume not taken
4 add $t5, $t2, $t3
4 sw $t5, 8($t3)
Label: ...
    
```


- Whats going on during the 8th cycle of execution?

21

- In what cycle does the actual addition of \$t2 and \$t3 take place?

16

- Assume 20% loads, 10% stores, 50% R-type, 20% branches, what is the CPI?



Some Juicy Questions

- How many cycles will it take to execute this code?

```

5 lw $t2, 0($t3)
5 lw $t3, 4($t3)
3 beq $t2, $t3, Label #assume not taken
4 add $t5, $t2, $t3
4 sw $t5, 8($t3)
Label: ...
    
```

- Whats going on during the 8th cycle of execution?


21

- In what cycle does the actual addition of \$t2 and \$t3 take place?

16

- Assume 20% loads, 10% stores, 50% R-type, 20% branches, what is the CPI?

.2*(5) +



Some Juicy Questions

- How many cycles will it take to execute this code?

```

5 lw $t2, 0($t3)
5 lw $t3, 4($t3)
3 beq $t2, $t3, Label #assume not taken
4 add $t5, $t2, $t3
4 sw $t5, 8($t3)
Label: ...
    
```

- Whats going on during the 8th cycle of execution?


21

- In what cycle does the actual addition of \$t2 and \$t3 take place?

16

- Assume 20% loads, 10% stores, 50% R-type, 20% branches, what is the CPI?

$.2*(5) + .1*(4) +$



Some Juicy Questions

- How many cycles will it take to execute this code?

```

5 lw $t2, 0($t3)
5 lw $t3, 4($t3)
3 beq $t2, $t3, Label #assume not taken
4 add $t5, $t2, $t3
4 sw $t5, 8($t3)
Label: ...
    
```

- Whats going on during the 8th cycle of execution?


21

- In what cycle does the actual addition of \$t2 and \$t3 take place?

16

- Assume 20% loads, 10% stores, 50% R-type, 20% branches, what is the CPI?

$$.2*(5) + .1*(4) + .5*(4) +$$



Some Juicy Questions

- How many cycles will it take to execute this code?

```

5 lw $t2, 0($t3)
5 lw $t3, 4($t3)
3 beq $t2, $t3, Label #assume not taken
4 add $t5, $t2, $t3
4 sw $t5, 8($t3)
Label: ...
    
```

- Whats going on during the 8th cycle of execution?


21

- In what cycle does the actual addition of \$t2 and \$t3 take place?

16

- Assume 20% loads, 10% stores, 50% R-type, 20% branches, what is the CPI?

$$.2*(5) + .1*(4) + .5*(4) + .2*(3) =$$



Some Juicy Questions

- How many cycles will it take to execute this code?

```

5 lw $t2, 0($t3)
5 lw $t3, 4($t3)
3 beq $t2, $t3, Label #assume not taken
4 add $t5, $t2, $t3
4 sw $t5, 8($t3)
Label: ...
    
```

- Whats going on during the 8th cycle of execution?


21

- In what cycle does the actual addition of \$t2 and \$t3 take place?

16

- Assume 20% loads, 10% stores, 50% R-type, 20% branches, what is the CPI?

$$.2*(5) + .1*(4) + .5*(4) + .2*(3) = 4$$



Multi-Cycle Key Points

Multi-Cycle Key Points

- Performance gain achieved from variable-length instructions

Multi-Cycle Key Points

- Performance gain achieved from variable-length instructions
- $ET = IC * CPI * \text{cycle time}$

Multi-Cycle Key Points

- Performance gain achieved from variable-length instructions
- $ET = IC * CPI * \text{cycle time}$
- Required very few new state elements

Multi-Cycle Key Points

- Performance gain achieved from variable-length instructions
- $ET = IC * CPI * \text{cycle time}$
- Required very few new state elements
- More, and more complex, control signals

Multi-Cycle Key Points

- Performance gain achieved from variable-length instructions
- $ET = IC * CPI * \text{cycle time}$
- Required very few new state elements
- More, and more complex, control signals
- Control requires FSM

Exceptions

Exceptions

- There are two sources of non-sequential control flow in a processor
 - explicit branch and jump instructions
 - exceptions
- *Branches* are synchronous and deterministic
- *Exceptions* are typically asynchronous and non-deterministic
- Guess which is more difficult to handle?

(control flow refers to the movement of the program counter through memory)

Exceptions and Interrupts

Exceptions and Interrupts

- The terminology is not consistent, but we'll refer to
 - **Exceptions** as any unexpected change in control flow
 - **Interrupts** as any externally-caused exception

Exceptions and Interrupts



- The terminology is not consistent, but we'll refer to
 - **Exceptions** as any unexpected change in control flow
 - **Interrupts** as any externally-caused exception
- So what is...
 - arithmetic overflow
 - divide by zero
 - I/O device signals completion to CPU
 - user program invokes the OS
 - memory parity error
 - illegal instruction
 - timer signal

So Far...

- The machine we've been designing in class can generate two types of exceptions.
 - arithmetic overflow
 - illegal instruction
- On an exception, we need to
 - save the PC (invisible to user code)
 - record the nature of the exception/interrupt
 - transfer control to OS


Handling Exceptions

- PC saved in EPC (exception program counter), which the OS may read and store in kernel memory
- A status register, and a single exception handler may be used to record the exception and transfer control, or
- A vectored interrupt transfers control to a different location for each possible type of interrupt/exception




Supporting Exceptions

- For our MIPS-subset architecture, we will add two registers:
 - EPC: a 32-bit register to hold the user's PC
 - Cause: A register to record the cause of the exception
 - we'll assume undefined inst = 0, overflow = 1
- We will also add three control signals:
 - EPCWrite (will need to be able to subtract 4 from PC)
 - CauseWrite
 - IntCause
- We will extend PCSource multiplexor to be able to latch the interrupt handler address into the PC.



Supporting Exceptions in our Datapath



Key Take-away

- Exception-handling is difficult in the CPU
 - because the interactions between the executing instructions and the interrupt are complex and sometimes unpredictable.