




Jason Mars




 The problem => single-cycle cpu has a cycle time long enough to complete the longest instruction in the machine




- The problem => single-cycle cpu has a cycle time long enough to complete the longest instruction in the machine
- The solution => break up execution into smaller tasks, each task taking a cycle, different instructions requiring different numbers of cycles or tasks



- The problem => single-cycle cpu has a cycle time long enough to complete the longest instruction in the machine
- The solution => break up execution into smaller tasks, each task taking a cycle, different instructions requiring different numbers of cycles or tasks
- Other advantages => reuse of functional units (e.g., alu, memory)




- The problem => single-cycle cpu has a cycle time long enough to complete the longest instruction in the machine
- The solution => break up execution into smaller tasks, each task taking a cycle, different instructions requiring different numbers of cycles or tasks
- Other advantages => reuse of functional units (e.g., alu, memory)




- The problem => single-cycle cpu has a cycle time long enough to complete the longest instruction in the machine
- The solution => break up execution into smaller tasks, each task taking a cycle, different instructions requiring different numbers of cycles or tasks
- Other advantages => reuse of functional units (e.g., alu, memory)

• ET = IC \* CPI \* CT



#### High Level View





- We will have five execution steps (not all instructions use all five)
  - fetch
  - decode & register fetch
  - execute
  - memory access
  - write-back
- We will use Register-Transfer-Language (RTL) to describe these steps

- Introduces extra registers when:
  - Signal is computed in one clock cycle and used in another, AND
  - The inputs to the functional block that outputs this signal can change before the signal is written into a state element.


- Introduces extra registers when:
  - Signal is computed in one clock cycle and used in another, AND
  - The inputs to the functional block that outputs this signal can change before the signal is written into a state element.
- Significantly complicates control. Why?

- Introduces extra registers when:
  - Signal is computed in one clock cycle and used in another, AND
  - The inputs to the functional block that outputs this signal can change before the signal is written into a state element.
- Significantly complicates control. Why?
- The goal is to balance the amount of work done each cycle.






More Latches



- More Latches
- · One ALU



- More Latches
- One ALU
- One Memory Unit

#### 1. Fetch

IR = Mem[PC]
$$PC = PC + 4$$
(may not be final value of PC)

```
A = Reg[IR[25-21]]
B = Reg[IR[20-16]]
ALUOut = PC + (sign-extend (IR[15-0]) << 2)
```

```
A = Reg[IR[25-21]]
B = Reg[IR[20-16]]
ALUOut = PC + (sign-extend (IR[15-0]) << 2)
```

 compute target before we know if it will be used (may not be branch, branch may not be taken)

```
A = Reg[IR[25-21]]
B = Reg[IR[20-16]]
ALUOut = PC + (sign-extend (IR[15-0]) << 2)
```

- compute target before we know if it will be used (may not be branch, branch may not be taken)
- ALUOut is a new state element (temp register)

```
A = Reg[IR[25-21]]
B = Reg[IR[20-16]]
ALUOut = PC + (sign-extend (IR[15-0]) << 2)
```

- compute target before we know if it will be used (may not be branch, branch may not be taken)
- ALUOut is a new state element (temp register)
- everything up to this point must be Instructionindependent, because we still haven't decoded the instruction.

```
A = Reg[IR[25-21]]
B = Reg[IR[20-16]]
ALUOut = PC + (sign-extend (IR[15-0]) << 2)
```

- compute target before we know if it will be used (may not be branch, branch may not be taken)
- ALUOut is a new state element (temp register)
- everything up to this point must be Instructionindependent, because we still haven't decoded the instruction.
- everything instruction (opcode)-dependent from here on.

# 3. Execution, Memory Address Computation, or Branch Completion

- Memory reference (load or store)
  - ALUOut = A + sign-extend(IR[15-0])
- R-type
  - ALUout = A op B
- Branch
  - if (A == B) PC = ALUOut

At this point, Branch is complete, and we start over; others require more cycles.

#### 4. Memory access or R-type completion

- Memory reference (load or store)
  - Load
    - MDR = Mem[ALUout]
  - Store
    - Mem[ALUout] = B
- R-type
  - Reg[IR[15-11]] = ALUout

*R-type is complete, store is complete.* 

## 5. Memory Write-Back


Reg[IR[20-16]] = MDR

load is complete


# Summary of Execution Steps

Step	R-type	Memory	Branch
Instruction Fetch	IR = Mem[PC]		
	PC = PC + 4		
Instruction Decode/	A = Reg[IR[25-21]]		
register fetch	B = Reg[IR[20-16]]		
	ALUout = PC + (sign-extend(IR[15-0]) << 2)		
Execution, address	ALUout = A op B	ALUout = A +	if (A==B) then
computation, branch		sign-	PC=ALUout
completion		extend(IR[15-0])	
Memory access or R-	Reg[IR[15-11]] =	memory-data =	
type completion	ALUout	Mem[ALUout]	
		or	
		Mem[ALUout]=	
		В	
Write-back		Reg[IR[20-16]] =	
		memory-data	


# Complete Multi-Cycle Datapath




## Complete Multi-Cycle Datapath




New Instruction Appears Out of Nowhere? Which One?




IR = Memory[PC] PC = PC + 4




Monday, February 4, 13



PC = PC + 4




IR = Memory[PC]PC = PC + 4



A = Register[IR[25-21]]

B = Register[IR[20-16]]


**ALUOut = PC + (sign-extend (IR[15-0]) << 2)** 



A = Register[IR[25-21]]

B = Register[IR[20-16]]

**ALUOut = PC + (sign-extend (IR[15-0]) << 2)** 




A = Register[IR[25-21]]

B = Register[IR[20-16]]


ALUOut = PC + (sign-extend (IR[15-0]) << 2)

# 2. Instruction Decode and Register Fetch




ALUOut = PC + (sign-extend (IR[15-0]) << 2)

# 3. Execution (R-Type)




ALUout = A op B

# 3. Execution (R-Type)




ALUout = A op B

# 4. R-Type Completion




Reg[IR[15-11]] = ALUout

# 4. R-Type Completion




Reg[IR[15-11]] = ALUout

# 4. R-Type Completion




Reg[IR[15-11]] = ALUout

## 3. Branch Completion




if (A == B) PC = ALUOut

## 3. Branch Completion




if 
$$(A == B)$$
 PC = ALUOut

## 3. Branch Completion




if 
$$(A == B)$$
 PC = ALUOut

## 4. Memory Address Computation




ALUout = A + sign-extend(IR[15-0])

## 4. Memory Address Computation




ALUout = A + sign-extend(IR[15-0])

### 4. Memory Address Computation




ALUout = A + sign-extend(IR[15-0])

### 4. Memory Access Load




memory-data = Memory[ALUout]

### 4. Memory Access Load




memory-data = Memory[ALUout]

### 4. Memory Access Load




memory-data = Memory[ALUout]

## 4. Memory Access Store




Memory[ALUout] = B

## 4. Memory Access Store




Memory[ALUout] = B

## 4. Memory Access Store




Memory[ALUout] = B

#### 5. Load Write-Back




Reg[IR[20-16]] = memory-data

#### 5. Load Write-Back




Reg[IR[20-16]] = memory-data

#### 5. Load Write-Back




Reg[IR[20-16]] = memory-data

# 3. Jump Completion



PC = PC[31-28] | (IR[25-0] << 2)

# 3. Jump Completion




PC = PC[31-28] | (IR[25-0] << 2)


#### What About the Control?

- Single-cycle control used combinational logic
- What does Multi-cycle control use?
  - FSM defines a succession of states, transitions between states (based on inputs), and outputs (based on state)
  - First two states same for every instruction, next state depends on opcode


# Multi-Cycle Control




## Multi-Cycle Control



## Multi-Cycle Control - The Full FSM



## Multi-Cycle Control - The Full FSM




Which type of instruction is the slowest?

How many cycles will it take to execute this code?

```
lw $t2, 0($t3)
lw $t3, 4($t3)
beq $t2, $t3, Label #assume not taken
add $t5, $t2, $t3
sw $t5, 8($t3)
Label: ...
```


Whats going on during the 8th cycle of execution?



- In what cycle does the actual addition of \$t2 and \$t3 take place?
- Assume 20% loads, 10% stores, 50% R-type, 20% branches, what is the CPI?

```
5  lw $t2, 0($t3)
  lw $t3, 4($t3)
  beq $t2, $t3, Label #assume not taken
  add $t5, $t2, $t3
  sw $t5, 8($t3)
  Label: ...
```






- In what cycle does the actual addition of \$t2 and \$t3 take place?
- Assume 20% loads, 10% stores, 50% R-type, 20% branches, what is the CPI?

```
5 lw $t2, 0($t3)
```


- 5 lw \$t3, 4(\$t3)
   beq \$t2, \$t3, Label #assume not taken
   add \$t5, \$t2, \$t3
   sw \$t5, 8(\$t3)
   Label: ...
- Whats going on during the 8th cycle of execution?



- In what cycle does the actual addition of \$t2 and \$t3 take place?
- Assume 20% loads, 10% stores, 50% R-type, 20% branches, what is the CPI?

```
5 lw $t2, 0($t3)
```


- 5 lw \$t3, 4(\$t3)
- 3 beq \$t2, \$t3, Label #assume not taken
  add \$t5, \$t2, \$t3
  sw \$t5, 8(\$t3)
  Label: ...
- Whats going on during the 8th cycle of execution?



- In what cycle does the actual addition of \$t2 and \$t3 take place?
- Assume 20% loads, 10% stores, 50% R-type, 20% branches, what is the CPI?

```
5 lw $t2, 0($t3)
```


- 5 lw \$t3, 4(\$t3)
- 3 beq \$t2, \$t3, Label #assume not taken
- 4 add \$t5, \$t2, \$t3 sw \$t5, 8(\$t3) Label: ...
- Whats going on during the 8th cycle of execution?



- In what cycle does the actual addition of \$t2 and \$t3 take place?
- Assume 20% loads, 10% stores, 50% R-type, 20% branches, what is the CPI?

```
5 lw $t2, 0($t3)
```


- 5 lw \$t3, 4(\$t3)
- 3 beq \$t2, \$t3, Label #assume not taken
- 4 add \$t5, \$t2, \$t3
- 4 sw \$t5, 8(\$t3) Label: ...
- Whats going on during the 8th cycle of execution?



- In what cycle does the actual addition of \$t2 and \$t3 take place?
- Assume 20% loads, 10% stores, 50% R-type, 20% branches, what is the CPI?

```
5 lw $t2, 0($t3)
```


- 5 lw \$t3, 4(\$t3)
- 3 beq \$t2, \$t3, Label #assume not taken
- 4 add \$t5, \$t2, \$t3
- 4 sw \$t5, 8(\$t3) Label: ...
- Whats going on during the 8th cycle of execution?



- In what cycle does the actual addition of \$t2 and \$t3 take place?
- Assume 20% loads, 10% stores, 50% R-type, 20% branches, what is the CPI?

```
5 lw $t2, 0($t3)
```

- 5 lw \$t3, 4(\$t3)
- 3 beq \$t2, \$t3, Label #assume not taken
- 4 add \$t5, \$t2, \$t3
- 4 sw \$t5, 8(\$t3) Label: ...
- Whats going on during the 8th cycle of execution?




- In what cycle does the actual addition of \$t2 and \$t3 take place?
  - 16
- Assume 20% loads, 10% stores, 50% R-type, 20% branches, what is the CPI?

How many cycles will it take to execute this code?

```
5 lw $t2, 0($t3)
```

- 5 lw \$t3, 4(\$t3)
- 3 beq \$t2, \$t3, Label #assume not taken
- 4 add \$t5, \$t2, \$t3
- 4 sw \$t5, 8(\$t3) Label: ...
- Whats going on during the 8th cycle of execution?



In what cycle does the actual addition of \$t2 and \$t3 take place?

16


• Assume 20% loads, 10% stores, 50% R-type, 20% branches, what is the CPI?

.2\*(5) +

How many cycles will it take to execute this code?

```
5 lw $t2, 0($t3)
```

- 5 lw \$t3, 4(\$t3)
- 3 beq \$t2, \$t3, Label #assume not taken
- 4 add \$t5, \$t2, \$t3
- 4 sw \$t5, 8(\$t3) Label: ...
- Whats going on during the 8th cycle of execution?



In what cycle does the actual addition of \$t2 and \$t3 take place?

16


• Assume 20% loads, 10% stores, 50% R-type, 20% branches, what is the CPI?

$$.2*(5) + .1*(4) +$$

How many cycles will it take to execute this code?

```
5 lw $t2, 0($t3)
```

- 5 lw \$t3, 4(\$t3)
- 3 beq \$t2, \$t3, Label #assume not taken
- 4 add \$t5, \$t2, \$t3
- 4 sw \$t5, 8(\$t3) Label: ...
- Whats going on during the 8th cycle of execution?



In what cycle does the actual addition of \$t2 and \$t3 take place?

16


• Assume 20% loads, 10% stores, 50% R-type, 20% branches, what is the CPI?

$$.2*(5) + .1*(4) + .5*(4) +$$

How many cycles will it take to execute this code?

```
5 lw $t2, 0($t3)
```

- 5 lw \$t3, 4(\$t3)
- 3 beq \$t2, \$t3, Label #assume not taken
- 4 add \$t5, \$t2, \$t3
- 4 sw \$t5, 8(\$t3) Label: ...
- Whats going on during the 8th cycle of execution?



In what cycle does the actual addition of \$t2 and \$t3 take place?

16


• Assume 20% loads, 10% stores, 50% R-type, 20% branches, what is the CPI?

$$.2*(5) + .1*(4) + .5*(4) + .2*(3) =$$

How many cycles will it take to execute this code?

```
5 lw $t2, 0($t3)
```

- 5 lw \$t3, 4(\$t3)
- 3 beq \$t2, \$t3, Label #assume not taken
- 4 add \$t5, \$t2, \$t3
- 4 sw \$t5, 8(\$t3) Label: ...
- Whats going on during the 8th cycle of execution?



In what cycle does the actual addition of \$t2 and \$t3 take place?

16

 Assume 20% loads, 10% stores, 50% R-type, 20% branches, what is the CPI?

$$.2*(5) + .1*(4) + .5*(4) + .2*(3) = 4$$


• Performance gain achieved from variable-length instructions

- Performance gain achieved from variable-length instructions
- ET = IC \* CPI \* cycle time

- Performance gain achieved from variable-length instructions
- ET = IC \* CPI \* cycle time
- Required very few new state elements

- Performance gain achieved from variable-length instructions
- ET = IC \* CPI \* cycle time
- Required very few new state elements
- More, and more complex, control signals

- Performance gain achieved from variable-length instructions
- ET = IC \* CPI \* cycle time
- Required very few new state elements
- More, and more complex, control signals
- Control requires FSM



#### Exceptions

- There are two sources of non-sequential control flow in a processor
  - explicit branch and jump instructions
  - exceptions
- Branches are synchronous and deterministic
- Exceptions are typically asynchronous and non-deterministic
- Guess which is more difficult to handle?

(control flow refers to the movement of the program counter through memory)

# Exceptions and Interrupts

#### Exceptions and Interrupts

- The terminology is not consistent, but we'll refer to
  - Exceptions as any unexpected change in control flow
  - Interrupts as any externally-caused exception

#### Exceptions and Interrupts


- The terminology is not consistent, but we'll refer to
  - Exceptions as any unexpected change in control flow
  - Interrupts as any externally-caused exception
- So what is...
  - arithmetic overflow
  - divide by zero
  - I/O device signals completion to CPU
  - user program invokes the OS
  - memory parity error
  - illegal instruction
  - timer signal

#### So Far...

- The machine we've been designing in class can generate two types of exceptions.
  - arithmetic overflow
  - illegal instruction
- On an exception, we need to
  - save the PC (invisible to user code)
  - record the nature of the exception/interrupt
  - transfer control to OS


### Handling Exceptions

- PC saved in EPC (exception program counter), which the OS may read and store in kernel memory
- A status register, and a single exception handler may be used to record the exception and transfer control, or
- A vectored interrupt transfers control to a different location for each possible type of interrupt/exception




### Supporting Exceptions

- For our MIPS-subset architecture, we will add two registers:
  - EPC: a 32-bit register to hold the user's PC
  - Cause: A register to record the cause of the exception
    - we'll assume undefined inst = 0, overflow = 1
- We will also add three control signals:
  - EPCWrite (will need to be able to subtract 4 from PC)
  - CauseWrite
  - IntCause
- We will extend PCSource multiplexor to be able to latch the interrupt handler address into the PC.



# Supporting Exceptions in our Datapath



### Key Take-away

- Exception-handling is difficult in the CPU
  - because the interactions between the executing instructions and the interrupt are complex and sometimes unpredictable.