Combinational Logic with MSI and LSI

In this topic, we'll learn:

- Binary Parallel Adder
- Encoders
- Decoders
- Multiplexers
- Demultiplexers

Introduction

- With integrated circuits it is not the count of the number of gates that determines the cost, but
 - The number of external interconnections needed to implement the given function.
- Classical method of previous chapter does not produce the best combinational circuit in many situations.
 - Truth table and simplification method is cumbersome if i/p variables are excessively large.
- Alternate design procedure
 - Depends on the problem
 - Ingenuity of the designer.
- Check if the function is already available in IC package.
 - Formulate a method to incorporate an MSI device in the circuit even if the function cannot be produced.

Binary Parallel adder


Subscript i	4	3	2	1		Full-adder of Fig. 4-5
Input carry	0	1	1	0	C_i	z
Augend	1	0	1	1	A_i	x
Addend	0	0	1	1	B_i	у
Sum	1	1	1	0	S_i	S
Output carry	0	0	1	1	C_{i+1}	C

A binary parallel adder is a digital circuit that produces the arithmetic sum of two binary numbers in parallel.

It consists of full adders connected in a chain, with the output carry from each full adder connected to the input carry of the next full adder in the chain


4-bit full-adder (MSI)

• Classical method would require a truth table with $2^9 = 512$ entries.




BCD-to-excess-3 code converter

Classical method



BCD-to-excess-3 code converter



Carry Propagation

- All the bits of the augend and the addend are available for computation at the same time.
- Carry signals must propagate through the gates before the correct output sum is available.
- Total propagation time is equal to the propagation delay of a typical gate times the number of gate levels in the circuit.
 - Longest delay time in parallel adder is for the carry to propagate through the full-adder.

Full-adder


$$P_{i} = A_{i} \bigoplus B_{i}$$

$$G_{i} = A_{i}B_{i}$$

$$S_{i} = P_{i} \bigoplus C_{i}$$

$$C_{i+1} = G_{i} + P_{i}C_{i}$$

In a FA the carry propagates through 2 gate levels
In a 4bit adder the carry propagates through $2 \times 4 = 8$ gate levels



Look-ahead carry

$$C_2 = G_1 + P_1 C_1$$


 $C_3 = G_2 + P_2 C_2 = G_2 + P_2 (G_1 + P_1 C_1) = G_2 + P_2 G_1 + P_2 P_1 C_1$.

 C_3 does not have to wait for C_2


Carries are generated using two gate levels (one level of AND followed by an OR gate) at each stage.

Look-ahead carry generator

$$C_2 = G_1 + P_1 C_1$$
 $C_3 = G_2 + P_2 C_2$
 $= G_2 + P_2 (G_1 + P_1 C_1)$
 $= G_2 + P_2 G_1 + P_2 P_1 C_1$



4-bit full-adders with look-ahead carry



Decimal Adder


- Applications that perform arithmetic operations directly in decimal number systems
 - Represent decimal numbers in binary-coded form.
- Adder in such cases
 - Accept coded decimal numbers
 - Present results in the accepted code.
 - Requires 9 i/ps and 5 o/ps.
 - Classical method requires a truth table with $2^9 = 512$ entries (many don't care).
 - Alternatively, it can be designed using FA.

BCD adder

- BCD adder refers to a 4-bit binary adder that can add two 4-bit words of BCD format.
- The output of the addition is a BCD-format 4-bit output word, which defines the decimal sum of the addend and augend and a carry that is created in case this sum exceeds a decimal value of 9.
- Therefore, BCD adders can implement decimal addition.

	Е	Binary su	m			BCD sum					
K	Z_8	Z_4	Z_2	Z_1	C	S_8	S_4	S_2	S_1		
0	0	0	0	0	0	0	0	0	0	0	
0	0	0	0	1	0	0	0	0	1	1	
0	0	0	1	0	0	0	0	1	0	2	
0	0	0	1	1	0	0	0	1	1	3	
0	0	1	0	0	0	0	1	0	0	4	
0	0	1	0	1	0	0	1	0	1	5	
0	0	1	1	0	0	0	1	1	0	6	
0	0	1	1	1	0	0	1	1	1	7	
0	1	0	0	0	0	1	0	0	0	8	
0	1	0	0	1	0	1	0	0	1	9	
0	1	0	1	0	1	0	0	0	0	10	
0	1	0	1	1	1	0	0	0	1	11	
0	1	1	0	0	1	0	0	1	0	12	
0	1	1	0	1	1	0	0	1	1	13	
0	1	1	1	0	1	0	1	0	0	14	
0	1	1	1	1	1	0	1	0	1	15	
1	0	0	0	0	1	0	1	1	0	16	
1	0	0	0	1	1	0	1	1	1	17	
1	0	0	1	0	1	1	0	0	0	18	
1	0	0	1	1	1	1	0	0	1	19	

Block Diagram of a BCD adder



Magnitude comparator

- Comparing two n-bit numbers has 2^{2n} entries in the truth table.
- Regularity present is used to design by algorithmic procedure.
 - Finite set of steps are followed to obtain the solution to a problem.
- Design a 2-bit magnitude comparator.

	Inp	uts	Outputs				
$\mathbf{A_1}$	\mathbf{A}_0	\mathbf{B}_1	\mathbf{B}_0	A>B	A=B	A <b< th=""></b<>	
0	0	0	0	0	1	0	
0	0	0	1	0	0	1	
0	0	1	0	0	0	1	
0	0	1	1	0	0	1	
0	1	0	0	1	0	0	
0	1	0	1	0	1	0	
0	1	1	0	0	0	1	
0	1	1	1	0	0	1	
1	0	0	0	1	0	0	
1	0	0	1	1	0	0	
1	0	1	0	0	1	0	
1	0	1	1	0	0	1	
1	1	0	0	1	0	0	
1	1	0	1	1	0	0	
1	1	1	0	1	0	0	
1	1	1	1	0	1	0	

Expression for A < B


$$Y = A_1'B_1 + A_1'A_0'B_0 + A_0'B_1B_0$$

Expression for A = B


$$Y = A_1'A_0'B_1'B_0' + A_1'A_0B_1'B_0 + A_1A_0B_1B_0 + A_1A_0'B_1B_0'$$

Expression for A > B

$$Y = A_1B_1' + A_0B_1'B_0' + A_1A_0B_0'$$



4-bit comparator



Decoder


- Combinational circuit
 - that converts binary information
 - n i/p lines
 - maximum of 2^n o/p lines.
 - Decoder covered here are called n-to-m line decoders where $m \le 2^n$.
 - Produces m minterms of n i/p variables.

3-to-8 line decoder

- Binary-octal conversion
 - i/ps represent a binary number.
 - o/ps represent the eight digits in the octal number system.

3-to-8 line decoder

- Binary-octal conversion
 - i/ps represent a binary number.
 - o/ps represent the eight digits in the octal number system.




Truth table of a 3-to-8 line decoder

	Input	S	Outputs								
х	у	z	D_{o}	$D_{\mathbf{l}}$	D_2	D_3	D_{4}	$D_{\mathfrak{s}}$	D_{6}	D_{7}	
0	0	0	1	0	0	0	0	0	0	0	
0	0	1	0	1	0	0	0	0	0	0	
0	1	0	0	0	1	0	0	0	0	0	
0	1	1	0	0	0	1	0	0	0	0	
1	0	0	0	0	0	0	1	0	0	0	
1	0	1	0	0	0	0	0	1	0	0	
1	1	0	0	0	0	0	0	0	1	0	
1	1	1	0	0	0	0	0	0	0	1	


BCD to decimal decoder

The input will be 4-line as the code has 4 bits.

The output will be 10 line, one for each decimal digit




BCD to decimal decoder



Combinational Logic Implementation using decoders

- Decoder provides the 2^n minterm of n input variables.
 - any Boolean function can be expressed in sum of minterms canonical form.

Implement a full-adder circuit with a decoder and two OR gates.




Decoder implementation

- Decoder gives the best implementation of the combinational circuit
 - If the combinational circuit has many i/ps.
 - If each o/p is expressed with small number of minterms.

Decoder with enable i/p.


- IC decoders are constructed with NAND gates
 - economical if decoder minterms are generated in the complement form.
- Most IC decoders include one or more enable i/ps to control the circuit operation.
- Truth Table

E	A	В	D_0	D_1	D_2	D_3
1	X	X	1	1	l	1
0	0	0	0	1	1	1
0	0	l	1	0	1	1
0	1	0	1	1	0	ì
0	1	1	1	1	ŀ	0




Block diagram


- Decoder is enabled when E = 0.
- small circles at the outputs indicate that
 - All outputs are complemented




Demultiplexers

- Decoder with an enable input can function as a demultiplexer.
 - receives information on a single line
 - transmits this information on one of 2 possible output lines.
- Selection of a specific o/p line is controlled by the n selection lines.
- Decoder works as demultiplexers
 - If E is taken as i/p.
 - I/p lines A, B are used as selection lines.
- Decoder with an enable input is referred to as a decoder/demultiplexer





4 × 16 decoder using two 3×8 decoders with enable inputs




Encoders

- Encoder: Digital function that produces a reverse operation from that of a decoder.
 - -2^n (or less) input lines and n output lines.
 - output lines generate the binary code for the 2^n i/p variables.
- Octal to binary encoder.

Octal-to-binary encoder

- Discrepancy when $D_0=1$ and when all i/ps are 0.
 - Can be resolved by using one more o/p to indicate all i/ps are not 0's.
- Assumes that only one input line can be equal to 1 at any time
 - Out of 2⁸=256, only 8
 combinations have meaning.
 - Others are don't-care conditions.




	Inputs									Outputs	
D_{0}	D_{1}	D_2	$D_{_3}$	D_{4}	$D_{\rm 5}$	D_6	D_{7}	x	y	z	
1	0	0	0	0	0	0	0	0	0	0	
0	1	0	0	0	0	0	0	0	0	1	
0	0	1	0	0	0	0	0	0	1	0	
0	0	0	1	0	0	0	0	0	1	1	
0	0	0	0	1	0	0	0	1	0	0	
0	0	0	0	0	1	0	0	1	0	1	
0	0	0	0	0	0	1	0	1	1	0	
0	0	0	0	0	0	0	1	1	1	1	

Priority Encoders


- Type of encoders available in IC are priority encoders.
- Only highest priority i/p line is encoded
 - if both D2 and D5 are logic-1 simultaneously then o/p is 101.
- Truth table of priority encoder is different.

Multiplexers (Data Selector)

- Digital multiplexer is a combinational circuit
 - that selects binary information from one of many input lines
 - directs it to a single output line
 - Selection lines.
- Normally 2ⁿ i/p lines and n selection lines are present.
- Truth table and Block diagram



Truth Table and Block diagram



s ₁	s_0	Υ
0	0	10
0	1	11
1	0	l_2
1	1	I_3

Multiplexers using decoders


- 2^n -to-1 line multiplexer is constructed from an n-to- 2^n decoder
 - by adding an extra i/p line to each AND gate.
- o/ps of AND gates are applied to an OR gate to provide the o/p.
- Size of the Multiplexer (MUX) is specified by the number of i/p (2ⁿ) lines and a single o/p line.

Multiplexer ICs with enable input

• Used to expand two or more multiplexer ICs to a digital multiplexer with a larger number of inputs.

Quadruple 2-to-1 line multiplexers

- In some cases two or more multiplexers are enclosed within one IC package
- Four multiplexers
 - each capable of selecting
 one of two input lines.



Applications of Multiplexer

- Very useful MSI function.
- Connecting two or more sources to a single destination among computer units
- Useful for constructing a common bus system.
- Used to implement any Boolean function.


Boolean Function Implementation

- Decoder can be used to implement a Boolean function by employing an external OR gale.
- A MUX is decoder followed by an OR gate.
- Minterms to be included in the function are made 1.


Boolean function of n + 1 using n selection lines


- n variables are used for selection lines
- Remaining variable is used as the i/p.
 - If A is this variable the i/ps to the multiplexer is either A or, A or, 1 or 0.
- Implement $F(A, B, C) = \Sigma(1,3,5,6)$ with a 4-to-1 multiplexer.

Minterm	A	В	C	F
0	0	0	0	0
1	0	0	1	1
2	0	t	0	0
3	0	1	1	1
4	1	0	0	0
5	1	0	1	1
6	1	1	0	1
7	1	1	1	0




Alternate implementation






Implement the following function with a multiplexer:

$$F(A, B, C, D) = \Sigma(0, 1, 3, 4, 8, 9, 15)$$






Multiplexer vs Decoder

- One multiplexer for each output function.
 - combinational circuits with a small number of outputs should be implemented
- Decoder method requires an OR gate for each output function
 - one decoder is needed to generate all minterms.
 - Combinational circuits with many output functions would probably use fewer Ics
- However,
 - decoders are mostly used for decoding binary information.
 - multiplexers are mostly used to form a selected path between multiple sources and a single destination.
 - considered when designing small, special combinational circuits.

Read Only Memory (ROM)

- Decoder generates 2ⁿ minterms of n i/p vairables.
- A decoder and a OR gate can be used to generate any Boolean function.
- A ROM consists of **decoder** and **OR gates** within a **single IC** and can be 'programmed'.
- The **connections** between the **o/ps** of the **decoder** and the **i/ps** of the **OR** gate can be **specified** for each particular configuration: programming
- Used to implement a complex combinational circuit in an IC eliminating all interconnecting wires.
- ROM: Memory device with fixed set of binary information stored.
- Has **internal links** that can be **fused** or **broken**.
- Patterns are formed by fusing and breaking required links. Patterns remains even when the power is turned off and on.

Block diagram of ROM



n i/p lines and m o/p lines.

Address: Each bit combination of i/p variables.

Word: Each bit combination of o/p lines.

No: of **bits per word** = No: of o/p lines

2ⁿ distinct addresses (minterms) possible with n i/ps.

An **o/p selected** by the **unique i/p**.

Hence there are 2ⁿ words.


ROM characterized by the number of words (2ⁿ) and the number of bit per word(m). (To differentiate it from RAM)

32x8 ROM consists of 32 words (n=5) and m=8.

I/p address from 00000 (word 0) to 11111 (word 31).

Some times ROMs described by the **no: of bits**. **2048**-bit ROM could be of the form $2^9 \times 4$: 9 i/p lines and 4 o/p lines.

Internal structure 32x4 ROM



Decoder made of **AND** gates and **NOT** gates.

No: of **OR gates** depends on the **word** length.


32 decoder o/ps connected to **OR i/p** through **links** which can be **fused** or **broken**.

n=5 i/p lines, m=4 o/p lines.

Many applications including implementation of complex combinational circuits.

Combination logic implementation


A_1	A_0	F ₁	F_2
0	0	0	1
0	1	1	0
1	0	1	1
1	1	1	0



Links not required **broken**. Links needed are **fused**.

Combination logic implementation

0 0 0 1 0 1 1 0	2
0 1 1 0	
1 0 1 1	
1 1 1 0	



Links not required broken.


Links needed are **fused**.

Used for demonstration.

ROM used for implementation of **complex** combinational circuits.

ROM with AND-OR-Inverter

A_1	A_0	F_1	F_2
0	0	0	1
0	1	1	0
1	0	1	1
1	1	1	0



Zeros connected to the **OR i/p**. OR o/p **complemented** to obtain **normal function**.

Demonstration Purpose.
No internal logic
diagram needed.
Designer: specifies the
particular ROM and
ROM truth table.

Types of ROMS

- Programmed in Two ways
- 1. Mask Programming: Done by manufacturers
 - Last step of fabrication.
 - Customer provides the truth table.
 - Masks made to satisfy the truth table (by paths to produce 1s and 0s)
 - Custom masking required: Costly.
 - Economical only if large quantities are to be manufactured.

PROM

- 2. Programmable ROM (PROM)
 - Initially contains all 0's or 1's in every bit of the stored words.
 - Links broken by the application of current pulses.
 - Allows user to **program** the unit.
- Programming of ROMs are hardware procedures.

EPROM, EAROM

- Programming of ROM and PROM is irreversible, permanent.
- Erasable PROM or EPROM
 - **Restructured** to initial value.
 - Done by special **ultraviolet light** for a given period of time.
 - After erasure, returns to initial state: **Reprogrammed**.
- EAROM: Electrically alterable ROMs.

Function of a ROM: Two interpretations

- 1. Implementation of any combinational circuit.
 - Each **o/p terminal**: O/p of a **Boolean function** in SOP.
- 2. Storage unit
 - For a given address, a fixed word pattern can be read out.


Applications of ROM

- Complex Combinational circuits.
 - Converting from **one binary code** to another.
 - Arithmetic functions such as multipliers.
 - For display of characters in cathode ray tube.
 - Applications requiring large number of i/p and o/ps.
 - Control units of digital systems: Store fixed patterns that represent sequence of control variables needed to enable various operations.

Waste of Resources with ROM


- Combination circuits may have don't care conditions.
- In ROM:
 - a don't care condition: an address that will never occur.
 - Words at don't care addresses need not be programmed.
 - Not all bit patterns available are used: waste of resources.
 - eg.: For 12 i/p and 6 o/p: need 4096 x 6 ROM. But if only few (say 48) valid entries, rest of i/p combinations are don't care conditions. 4048 words of ROM are not used and wasted.

Programmable Logic Array (PLA)



- Programmable Logic Array (PLA)
 - Does not provide full decoding of variables.
 - Does not generate all minterms.
 - Decoder replaced by a group of AND gates.
 - Each AND gate can be **programmed** to **generate a product term**.
 - AND and OR in PLA initially fabricated with links among them.
 - Boolean functions are implemented as SOP by opening links and leaving the desired conditions.

Block Diagram of PLA



- n i/ps, m o/ps and k product terms.
- Product terms: **k AND** gates, sum terms: **m OR** gates.
- Links between all i/ps and their complements.
- Links b/w o/ps of AND and i/p of OR.
- Link (inverter bypassed) in the o/p inverter allows AND-OR form.
- AND-OR-INVERT form: Link **broken**.
- Size of PLA: specified by the no: of i/ps, product terms and o/ps (sum).
- Typical PLA: 16 i/ps, 48 product terms, 8 o/ps.
- Number of programmed links: $2n \times k + k \times m + m$ (ROM: $2^n \times m$)

Types of PLA

- Like ROM
- 1. Mask programmable or field programmable.
 - User provides the PLA program table.
 - Custom made PLA.
- 2. Field Programmable Logic Array (FPLA)
 - Programmed by the user by certain recommended procedures.

Review

- Binary parallel adder
- Decimal adder
- Magnitude comparator
- Decoders
- Multiplexers
- ROM
- PLA