

Testbench (three_way_light_tb)

Signals x_1, x_2, x_3

Stimulus Process

Signal f

Port Map

x_1, x_2, x_3

UUT (three_way_light)

Architecture Logic
 $(x_1 \text{ xor } x_2 \text{ xor } x_3)$

f

Port Map