

Chapter 5

Number Representation & Arithmetic Circuits

Outline

- Review of Number Systems
- Adders
 - Ripple carry
 - Carry Lookahead (fast adders)
 - Carry Select
- Combinational Multipliers
- Arithmetic and Logic Unit (ALU)
- General Logic Function Units
- **READING:** Brown's 5.1-5.4, 5.6-5.8

Numbers in different radix systems



Decimal	Binary	Octal	Hexadecimal
00	00000	00	00
01	00001	01	01
02	00010	02	02
03	00011	03	03
04	00100	04	04
05	00101	05	05
06	00110	06	06
07	00111	07	07
08	01000	10	08
09	01001	11	09
10	01010	12	0A
11	01011	13	0B
12	01100	14	0C
13	01101	15	0D
14	01110	16	0E
15	01111	17	0F
16	10000	20	10
17	10001	21	11
18	10010	22	12





Figure 5.1 Numbers in different systems.

Review of Number Systems

- Differences in negative numbers
 - Three major schemes:
 - sign magnitude
 - one's complement
 - two's complement
- Assumptions:
 - we'll assume a 4 bit machine word
 - 16 different values can be represented
 - roughly half are positive, half are negative

Sign Magnitude/One's Complement Representation




$$\begin{array}{l}
 + \\
 0\ 100 = +4 \\
 \\
 - \\
 1\ 100 = -4
 \end{array}$$

- High order bit is sign: 0 = positive (or zero), 1 = negative
- Three low order bits is the magnitude: 0 (000) thru 7 (111)
- Number range for n bits = $+/-2^{n-1}-1$
- Two representations for 0
- Cumbersome addition/subtraction
- Must compare magnitudes to determine sign of result

Two's Complement Representation

**like 1's comp
except shifted
one position
clockwise**



$$\begin{array}{r}
 + \\
 0100 = +4 \\
 - \\
 1100 = -4
 \end{array}$$

- Only one representation for 0
- numbers of positives = number of negatives

Two's Complement Number System

$$N^* = 2^n - N$$

$$2^4 = 10000$$

Example: Two's complement of 7

$$\begin{array}{r} \text{sub } 7 = \underline{0111} \\ 1001 [-7] \end{array}$$

Example: Two's complement of -7


$$\begin{array}{r} \text{sub } -7 = \underline{1001} \\ 0111 [7] \end{array}$$

Shortcut method:

Two's complement = bitwise complement + 1

0111 \rightarrow 1000 + 1 \rightarrow 1001 (representation of -7)

1001 \rightarrow 0110 + 1 \rightarrow 0111 (representation of 7)



Addition and Subtraction of Numbers

Sign Magnitude

result sign bit is the same as the operands' sign

$$\begin{array}{r} 4 \quad 0100 \\ + 3 \quad \underline{0011} \\ \hline 7 \quad 0111 \end{array} \qquad \begin{array}{r} -4 \quad 1100 \\ + (-3) \quad \underline{1011} \\ \hline -7 \quad 1111 \end{array}$$

when signs differ,
operation is subtract,
sign of result depends
on sign of number with
the larger magnitude

$$\begin{array}{r} 4 \quad 0100 \\ - 3 \quad \underline{1011} \\ \hline 1 \quad 0001 \end{array} \qquad \begin{array}{r} -4 \quad 1100 \\ + 3 \quad \underline{0011} \\ \hline -1 \quad 1001 \end{array}$$

Two's Complement Addition and Subtraction

Two's Complement Calculations

$$\begin{array}{r}
 4 \quad 0100 \\
 + 3 \quad \underline{0011} \\
 \hline
 7 \quad 0111
 \end{array}
 \qquad
 \begin{array}{r}
 -4 \quad 1100 \\
 + (-3) \quad \underline{1101} \\
 \hline
 -7 \quad \boxed{11001}
 \end{array}$$

$$\begin{array}{r}
 4 \quad 0100 \\
 - 3 \quad \underline{1101} \\
 \hline
 1 \quad \boxed{10001}
 \end{array}
 \qquad
 \begin{array}{r}
 -4 \quad 1100 \\
 + 3 \quad \underline{0011} \\
 \hline
 -1 \quad 1111
 \end{array}$$

Simpler addition scheme makes two's complement the most common choice for integer number systems within digital systems

Arithmetic Overflow

- The result of addition or subtraction is supposed to fit within the significant bits used to represent the numbers
- If n bits are used to represent signed numbers, then the result must be in the range -2^{n-1} to $+2^{n-1}-1$
- If the result does not fit in this range, we say that arithmetic overflow has occurred
- To insure correct operation of an arithmetic circuit, it is important to be able to detect the occurrence of overflow

Arithmetic Overflow

For 4-bit numbers, there are 3 significant bits and the sign bit

$$\begin{array}{r}
 (+7) \quad 0111 \\
 + \quad + \\
 \hline
 (+2) \quad 0010 \\
 (+9) \quad 1001
 \end{array}$$

$$\begin{array}{l}
 c_4=0 \\
 c_3=1
 \end{array}$$

$$\begin{array}{r}
 (-7) \quad 1001 \\
 + \quad + \\
 \hline
 (+2) \quad 0010 \\
 (-5) \quad 1011
 \end{array}$$

$$\begin{array}{l}
 c_4=0 \\
 c_3=0
 \end{array}$$

$$\text{overflow} = c_{n-1} \oplus c_n$$

$$\begin{array}{r}
 (+7) \quad 0111 \\
 + \quad + \\
 \hline
 (-2) \quad 1110 \\
 (+5) \quad 10101
 \end{array}$$

$$\begin{array}{l}
 c_4=1 \\
 c_3=1
 \end{array}$$

$$\begin{array}{r}
 (-7) \quad 1001 \\
 + \quad + \\
 \hline
 (-2) \quad 1110 \\
 (-9) \quad 10111
 \end{array}$$

$$\begin{array}{l}
 c_4=1 \\
 c_3=0
 \end{array}$$

If the numbers have different signs, no overflow can occur

Circuits for Binary Half-Adder

Half Adder

With two's complement numbers, addition is sufficient


A_i	B_i	Sum	Carry
0	0	0	0
0	1	1	0
1	0	1	0
1	1	0	1

A_i	0	1
Bi	0	1
	0	1
	1	0

A_i	0	1
Bi	0	0
	0	1
	1	0

$$\begin{aligned} \text{Sum} &= \overline{A_i} B_i + A_i \overline{B_i} \\ &= A_i \oplus B_i \end{aligned}$$


$$\text{Carry} = A_i B_i$$



Half-adder Schematic

Full Adder

Cascaded Multi-bit
Adder



usually interested in adding more than two bits

this motivates the need for the full adder

Full Adder

A	B	CI	S	CO
0	0	0	0	0
0	0	1	1	0
0	1	0	1	0
0	1	1	0	1
1	0	0	1	0
1	0	1	0	1
1	1	0	0	1
1	1	1	1	1


CI	A	B	00	01	11	10
S	0	0	0	1	0	1
	1	1	1	0	1	0

CI	A	B	00	01	11	10
CO	0	0	0	0	1	0
	1	0	1	1	1	1


$$S = CI \oplus A \oplus B$$

$$CO = B \cdot CI + A \cdot CI + AB = CI(A + B) + AB$$


Full Adder Circuit



Full Adder Circuit (decomposed)




Block diagram



Detailed diagram

Adder/Subtractor



$$A - B = A + (-B) = A + B' + 1$$

Delay Analysis of Ripple Adder


- Carry out of a single stage can be implemented in 2 gate delays
- For a 16 bit adder, the 16th bit carry is generated after $16 * 2 = 32$ gate delays.
- Takes too long - need to investigate FASTER adders!

Carry Lookahead Adder

Critical delay: the propagation of carry from low to high order stages

4 stage adder

$1111 + 0001$
worst case
addition



final sum and
carry

Carry Lookahead Logic

Sum and Carry can be re-expressed in terms of generate/propagate:

$$S_i = A_i \oplus B_i \oplus C_i = P_i \oplus C_i$$

$$C_{i+1} = A_i B_i + A_i C_i + B_i C_i$$

$$= A_i B_i + C_i (A_i + B_i)$$

$$= A_i B_i + C_i (A_i \oplus B_i)$$

$$= G_i + C_i P_i$$

Carry Generate $G_i = A_i B_i$

must generate carry when $A = B = 1$

Carry Propagate $P_i = A_i \oplus B_i$

carry in will equal carry out here

Carry Lookahead Logic

Reexpress the carry logic as follows:

$$C_1 = \underline{G_0 + P_0 C_0}$$

$$C_2 = G_1 + P_1 \quad C_1 = \underline{G_1 + P_1} \quad \underline{G_0 + P_1 P_0 C_0}$$


$$C_3 = G_2 + P_2 \quad C_2 = \underline{G_2 + P_2} \quad \underline{G_1 + P_2 P_1} \quad \underline{G_0 + P_2 P_1 P_0 C_0}$$

$$C_4 = G_3 + P_3 \quad C_3 = G_3 + P_3 \quad G_2 + P_3 P_2 \quad G_1 + P_3 P_2 P_1 \quad G_0 + P_3 P_2 P_1 P_0 C_0$$

- Each of the carry equations can be implemented in a two-level logic network
- Variables are the adder inputs and carry in to stage 0!

Carry Lookahead Logic

Cascaded Carry Lookahead



4 bit adders with internal carry lookahead

second level carry lookahead unit, extends lookahead to 16 bits

Delay Analysis of Carry Lookahead

- Consider a 16-bit adder
- Implemented with four stages of 4-bit adders using carry lookahead
- Carry in to the highest stage is available after 5 gate delays
- Sum from highest stage available at 8 gate delays
- 32 gate delays for a ripple carry adder

Theory of Multiplication

Basic Concept

multiplicand 1101 (13)

multiplier * 1011 (11)

product of 2 4-bit numbers
is an 8-bit number

Partial products

$$\begin{array}{r} 1101 \\ 1101 \\ 0000 \\ 1101 \\ \hline 10001111 \end{array}$$


(143)

Combinational Multiplier

**Partial Product
Accumulation**

	A3	A2	A1	A0				
	B3	B2	B1	B0				
	A2 B0	A2 B0	A1 B0	A0 B0				
	A2 B1	A1 B1	A0 B1					
A3 B1								
A2 B2	A1 B2	A0 B2						
A3 B2		A0 B3						
A1 B3								
A3 B3								
	S7	S6	S5	S4	S3	S2	S1	S0

Partial Product Accumulation



Note use of parallel carry-outs to form higher order sums

12 Adders, if full adders, this is 6 gates each = 72 gates



16 gates form the partial products

total = 88 gates!

Combinational Multiplier

Another Representation of the Circuit

Building block: Full Adder + AND



4 x 4 array of building blocks

Other number representations

Other number representations are also commonly used :

- **Fixed-point:** allows for fractional representation
- **Floating-point:** allows for high precision, very large and/or very small numbers
- **Binary-coded decimal (BCD):** another form for integer representation
- **American Standard Code for Information Interchange (ASCII):** represents information in computers is used for both numbers and letters and some control codes

Fixed-point number

- A fixed-point number consists of integer and fraction parts
- In positional notation, it is written as

$$B = b_{n-1} b_{n-2} \dots b_1 b_0.b_{-1} b_{-2} \dots b_{-k}$$

- The position of the radix point is assumed to be fixed
- For example,

$$B = (01001010.10101)_2$$

$$B = 1 \times 2^6 + 1 \times 2^3 + 1 \times 2^1 + 1 \times 2^{-1} + 1 \times 2^{-3} + 1 \times 2^{-5}$$

$$B = 64 + 8 + 2 + .5 + .125 + .03125$$

$$B = (74.65625)_{10}$$


$$B = (8A.A8)_{16}$$

Floating Point numbers

- Fixed-point numbers have a range that is limited by the significant digits used to represent the number
- For some applications, it is often necessary to deal with numbers that are very large (or very small)
- For these cases, it is better to use a floating-point representation in which numbers are represented by a mantissa comprising the significant digits and an exponent of the radix R
- The format is Mantissa $\times R^{\text{Exponent}}$
- The numbers are usually normalized such that the radix point is placed to the right of the first non-zero digit (for example, 5.234×10^{43} or 3.75×10^{-35})

Floating Point numbers

- The IEEE defines a 32-bit (single precision) format for floating point values
 - Sign bit (S): most significant bit
 - 8-bit exponent field (E): excess-127 exponent
 - True exponent = E-127
 - E=0 -> 32-bit value=0
 - E=255 -> 32-bit value= ∞
 - 23-bit mantissa (M)



Floating Point numbers

- The IEEE 754 standard calls for a normalized mantissa, which means that the most significant bit is always set to 1.
- It is not necessary to include this bit explicitly in the mantissa field
 - If M is the value in the 23-bit mantissa field, the true (24-bit) mantissa is actually $1.M$
 - The value of the floating point number is then

$$\text{Value} = (-1)^S \cdot M \times 2^{E-127}$$

Floating Point numbers

- For example,

01000000011000000000000000000000000000000

$$=+(1.11)_2 \times 2^{(128-127)}$$

$$=+(1.11)_2 \times 2^1$$

$$=+(11.1)_2$$

$$=+(1 \times 2^1 + 1 \times 2^0 + 1 \times 2^{-1}) = (3.5)_{10}$$

- What is the following?

Binary-coded-decimal number

- It is possible to represent decimal numbers simply by encoding each decimal digit in binary form
 - Called binary-coded-decimal (BCD)
- Because there are 10 digits to represent, it is necessary to use four bits per digit
 - From 0=0000 to 9=1001
 - $(01111000)_{\text{BCD}} = (78)_{10}$
- BCD representation was used in some early computers and many handheld calculators
 - Provides a format that is convenient when numerical information is to be displayed on a simple digit-oriented display

