

Laboratory Exercise 6 - Week 2

Registers and Applications

The purpose of this exercise is to investigate latches, flip-flops, and registers. This second week focuses on advanced storage elements and their applications.

Part IV

Figure 7 shows a circuit with three different storage elements: a gated D latch, a positive-edge triggered D flip-flop, and a negative-edge triggered D flip-flop.




Figure 7: Circuit for Part IV.




Figure 8: Waveforms for Part IV.

Implement and simulate this circuit using the Quartus software as follows:

1. Create a new Quartus project.
2. **First, implement the circuit using Schematic Design.** Draw the circuit using the Block Editor.
3. Compile the schematic design and perform a functional simulation to verify its correctness.
4. **Next, implement the circuit using Structural VHDL Design.**
5. Write a VHDL file that instantiates the three storage elements. For this part you should no longer use the KEEP directive.
6. Compile your code and use the Technology Map Viewer to examine the implemented circuit. Verify that the latch uses one lookup table and that the flip-flops are implemented using the flip-flops provided in the target FPGA.
7. Create a Vector Waveform File (.vwf) that specifies the inputs and outputs of the circuit. Draw the inputs D and Clock as indicated in Figure 7. Use functional simulation to obtain the three output signals. Observe the different behavior of the three storage elements.

```

1 LIBRARY ieee;
2 USE ieee.std_logic_1164.all;
3
4 ENTITY d_latch IS
5     PORT ( D, Clk : IN STD_LOGIC;
6             Q : OUT STD_LOGIC);
7 END d_latch;
8
9 ARCHITECTURE Behavior OF d_latch IS
10 BEGIN
11     PROCESS ( D, Clk )
12     BEGIN
13         IF Clk = '1' THEN
14             Q <= D;
15         END IF;
16     END PROCESS;
17 END Behavior;
18
19 LIBRARY ieee;
20 USE ieee.std_logic_1164.all;
21
22 ENTITY pos_edge_d_ff IS
23     PORT ( D, Clk : IN STD_LOGIC;
24             Q : OUT STD_LOGIC);
25 END pos_edge_d_ff;
26
27 ARCHITECTURE Behavior OF pos_edge_d_ff IS
28 BEGIN
29     PROCESS ( Clk )
30     BEGIN
31         IF RISING_EDGE(Clk) THEN
32             Q <= D;
33         END IF;
34     END PROCESS;
35 END Behavior;
36
37 LIBRARY ieee;
38 USE ieee.std_logic_1164.all;
39
40 ENTITY neg_edge_d_ff IS
41     PORT ( D, Clk : IN STD_LOGIC;
42             Q : OUT STD_LOGIC);
43 END neg_edge_d_ff;
44
45 ARCHITECTURE Behavior OF neg_edge_d_ff IS
46 BEGIN
47     PROCESS ( Clk )
48     BEGIN
49         IF FALLING_EDGE(Clk) THEN
50             Q <= D;
51         END IF;
52     END PROCESS;
53 END Behavior;

```

Figure 9: VHDL code for the D latch and D flip-flops.

Part V

We wish to display the hexadecimal value of an 8-bit number A on the two 7-segment displays HEX3-2. We also wish to display the hex value of an 8-bit number B on the two 7-segment displays HEX1-0. The values of A and B are inputs to the circuit which are provided by means of switches SW7-0. To input the

values of A and B, first set the switches to the desired value of A, store these switch values in a register, and then change the switches to the desired value of B. Finally, use an adder to generate the arithmetic sum $S = A + B$, and display this sum on the 7-segment displays HEX5-4. Show the carry-out produced by the adder on LEDR(0).




Figure 10: Block diagram for Part V.

```

1 LIBRARY ieee;
2 USE ieee.std_logic_1164.all;
3
4 ENTITY reg8 IS
5     PORT ( D : IN STD_LOGIC_VECTOR(7 DOWNTO 0);
6             Resetn, Clock : IN STD_LOGIC;
7             Q : OUT STD_LOGIC_VECTOR(7 DOWNTO 0));
8 END reg8;
9
10 ARCHITECTURE Behavior OF reg8 IS
11 BEGIN
12     PROCESS ( Resetn, Clock )
13     BEGIN
14         IF Resetn = '0' THEN
15             Q <= (OTHERS => '0');
16         ELSIF RISING_EDGE(Clock) THEN
17             Q <= D;
18         END IF;
19     END PROCESS;
20 END Behavior;

```

Figure 11: VHDL code for an 8-bit register with asynchronous reset.

1. Create a new Quartus project which will be used to implement the desired circuit on your DE0-CV board.
2. **Implement the circuit using Structural VHDL Design.** Write a VHDL file that provides the necessary functionality. Use KEY0 as an active-low asynchronous reset, and use KEY1 as a clock input.

3. Include the necessary pin assignments for the pushbutton switches and 7-segment displays, and then compile the circuit.
4. Download the circuit onto your DE0-CV board and test its functionality by toggling the switches and observing the output displays.

Updated By: R. Sutthaweekul

Release Date: 2026-01-01