

19/7/18

## UNIT-II


### COMPUTER INSTRUCTIONS

#### Instruction codes:



If instruction is represented in binary codes, then it is called instruction code.

Operation code is a part of instruction code. The bits of the operation codes tells the operation to be performed.

#### Stored program Organisation:



Memory  
4096x16



Representation of operand.

In binary form which  
per contains 16 Bits

Processor register  
(Accumulator or A)

Processor register is used to manipulate the data called accumulator

- Memory contains 4096 location.
- Each location stores 16 bits. Data containing each location is called "word"
- If we require 12 address bits ~~are required~~
  - for 4096 locations ( $2^{12} = 4096$ )
  - Each location stores 16 bits of information
  - Op code - operation code
  - Each word contains 16 bits

- Address specifies the address of the operand.
- Instruction format is simplest way of organizing computer. It contains
  - 1. Op code
  - 2. Address

The bits in op code specifies the operation to be performed.

Op code: indicates what type of operation is to be performed

Binary operand: representation of operand in binary form which contains 16 bits.

- If operand is given in instruction, then that op<sub>n</sub> added to the content of accumulator and the will be stored in accumulator.
- When operand is specified directly in instruction, it is called immediate operand & instruction is called immediate instruction.
- To perform operations such as clearing, complementing the accumulator, address bits are not required.

Ex: 0111 → clear accumulator.

→ The address bits can be used for other operation.


→ In direct address, operand is present in that address

→ In indirect address, operand is present in the address specified by address in the address which is present in address bits.


Ex: I → Indirect address mode bit

I = 1 ⇒ Indirect address


I = 0 ⇒ Direct address



### a) Instruction Format



b) Direct address



c) Indirect address

Eg. 1

Demonstration for direct & indirect address.

Operand from memory is added to operand in AC and result is stored in AC

In direct address, address of operand is present in the address given

by the instruction.

In indirect address, address of operand is

present in address given by the instruc-

19/7/17

### Computer Registers:





Fig. Basic computer registers and memory

→ The above diagram indicates basic registers.

→ Memory contains 4096 locations indicating 4096 word. 1 word = 16 bits

→ As 12 bits are required for address in order to access.

## Program counter (PC):

It contains the address of the next instruction to be read from memory. It is called fetching memory (reading instruction from memory)  
(Address  $\Rightarrow$  12 bits)

## Address Register (AR)

It contains address of memory location to be accessed. Size is 12 bits.

## Instruction Register (IR)

It contains the instruction that is read from memory.  $\therefore$  size = 16 bits.

## Temporary Register (TR)

It is used to hold the temporary data.

## OUTR (Output Register)

It holds the output character. Output character goes through op device. Size of OUTR = 8 bits

## INPR (Input Register)

It holds the input character.

Size of character = 8 bits.  $\therefore$  INPR size = 8 bits.

It comes from I/O device

## DR (Data Register):

It contains the operand read from memory.

Size = 16 bits (data)

## Accumulator (Ac):

It is a processor register which is used to manipulate the data.

Size = 16 bits (data)

In order to transfer information from memory to register or register to register, bus is required.

## 16 bit common bus:


Since the size of word is 16 bit, 16 bit bus is used.

→ In memory unit, write is enabled to write the variable and read is " " read the variable.

LD - Load

INR - Increment (Adding 1)

CLR - clear (making 0)



16 bit common bus.

Input register sends the character to accumulator

By connecting the opf of accumulator to adder and logic blk, we can perform complement operations such as shift and add.

and also we are connecting DR to the address  
and logic sel  
→ We can perform arithmetic and logical

operations (add) on AC and DR

And the CP of DR is also connected  
for the Adding DR and AC

logical operations on DR and AC

→ After performing operation on DR and AC,  
result is stored in AC and If carry

is generated, it is stored in E flag.

→ CPU gets the CP character from  
accumulated total is sent to CP device

→ TIPPR takes the CP character from  
CP device and sends it to accumulator  
Based on selection lines, the content of reg  
is transferred to bus

E1 To Transfer content of AC to DR

E2 If  $S_3 S_2 S_1 = 100$

content of AC is transferred to bus

and the load is enabled in DR

and content is transferred from

Bus to DR

21/7/19

① The adder-subtractor cbt has the following values.

For input mode M and data inputs A and B  
in each case determine the values of the ops  
 $S_3 S_2 S_1 S_0$  and  $C_y$

case	M	A	B	$S_3 S_2 S_1 S_0$	$C_y$
a)	0	0111	0110	1000	0
b)	0	1000	1001	0001	1
c)	1	1100	1000	0100	1
d)	1	0101	1010	1011	0
e)	1	0000	0001	1111	0

f)

M=0

$M=0$  in adder-subtractor indicates

$$\text{addition} = A + B$$

$$M=1 \rightarrow \text{subtraction} = \overline{A} + \overline{B} = A + \overline{B} + 1$$

$$\begin{array}{r}
 1100 \\
 0110 \\
 \hline
 10100
 \end{array}$$

d)  $0 + 0 + 1 = 1010$

$$\begin{array}{r}
 \text{f's} \quad \overline{B} = 0101 \\
 \hline
 \quad \quad \quad \text{f'1} \\
 \hline
 \quad \quad \quad 0110 \\
 \quad \quad \quad 0101 \\
 \hline
 \quad \quad \quad 1011
 \end{array}$$

e)  $B = 0001$

$\overline{B} = 1110$

$\overline{B} + 1 = 1111$

$$\begin{array}{r}
 A = \overline{0000} \\
 \hline
 1111
 \end{array}$$


② Design a 4-bit combinational circuit

decrementer using 4 full adder circuits

Sol:

$$A - 1 = A + 2^3 \text{ complement of } 1$$

$$= A\bar{1}111$$



③ What is the value of output H in

4-bit combinational circuit shifter of

I/p  $A=1001, S=1, D_L=1, D_R=1, T_L=0$

Sol:

$S=1 \Rightarrow$  left shift

$$T_L = 0$$

$$A = \begin{smallmatrix} 1 \\ 0 \\ 0 \\ 1 \end{smallmatrix}$$

The result is 0010

$$\underline{-1000}$$

Cause if I/p is  $A_3 A_2 A_1 A_0$

O/p is  $A_2 A_1 A_0 T_L$   
for left shift)

$$A_3, A_2, A_1, S_1, H_1, H_2, H_3$$

$$1 \quad 0 \quad 0 \quad 1$$

Set : the  $H_1, H_2, H_3$

$$A_1, A_2, A_3 \quad I_2$$

$$0 \quad 0 \quad 1 \quad 0$$

4) A digital computer has a common bus system

for 16 registers of 32 bits each. If

The bus is constructed with multiplexers

- a) How many selection pins are there in each multiplexer.
  - b) What size of multiplexers are needed.
  - c) How many multiplexers are there in the bus.
  - d) 4 selection lines } ( Is it max, 16 I/P's, 4 selection lines, 16 I/P's)
  - e)  $16 \times 1$  ( :- 16 I/P's )
  - f) 32 multiplexers (32 bits)
- 5) Design an arithmetic unit with one selection variable 'S' and two input data I/P's A and B.

The circuit generates the set following 4 arithmetic operations in conjunction with y<sub>n</sub> carry C<sub>n</sub>. Draw the logic diagram for the first 2 stages.

S	C <sub>n</sub> = 0	C <sub>n</sub> = 1
0	$D = A + B$ (add)	$D = A + \bar{B}$ (increment)
1	$D = A - 1$ (decrement)	$A - \bar{B} + 1$ (subtract)

Sol:

output of Arithmetic cell is  $A + Y + C_n$

S	C <sub>n</sub>	Y	$D = A + Y + C_n$
0	0	B	$D = A + B$
0	1	0	$D = A + \bar{B}$
1	0	All 1's	$D = A - 1$


and then we have to add the carry in next stage

so at first what can be the solution

Housing 4  
n width 2  
for the


Concurrently  
+1 (subtraction)

Y<sub>1</sub>(gen)



24/7/17


## Computer Instructions:



a) Memory-reference instruction.



b) Register-reference instruction.



c) Input-output instruction

\* Basic computer instruction formats

→ These are the instructions for a basic computer (i.e. a), b), c))

a) Memory-reference instruction:

Memory is ~~refer~~ referred in case of memory reference instruction in order to get operand. Memory reference is not required in case of b), c)

whether it is  
bit I indicates a direct addressing mode or  
indirect addressing mode.

3 bits are used to (2 to 14) specify the  
type of operation.

(which specifies operand also)

Address of operand is called as effective  
address.

In direct addressing mode, address mentioned in  
instruction

operand is called effective address contained

In indirect address, the address specified in the  
address specified in the  
 $2^{12} = 4096 \rightarrow 12$  bits for address (4096 memory  
locations)

### b) Register reference instruction:

For this instruction, op code is 0111 111, I=0

0-11 bits used to specify the operation to be  
performed either on Accumulator and test or

c) Input-output instruction: also performed on  
accumulator

If opcode = 1111, it indicates I/O

instructions and I=1

(when opcode f11, it indicates memory  
reference instruction) it defines the type  
of operation and test performed.

- In indirect address, address contained in the address specified in the instruction is called effective address

### Basic computer instructions

#### Hexadecimal code

##### a) Memory-reference Instruction:

<u>Symbol</u>	<u>opcode</u>	<u>I=0</u>	<u>I=1</u>	<u>Description</u>
AND	000	0xxx1	8xxxx	AND memory word to
ADD	001	1xxx1	9xxxx	ADD u " "
LDA	010	2xxx1	Axxxx	load u u - u
STA	011	3xxx1	Bxxxx	store content of AC
BUN	100	4xxx1	Cxxxx	Branch unconditional in memory
BSA	101	5xxx1	Dxxxx	Branch and save return address
ISZ	110	6xxx1	Exxxx	Increment and stop if zero

→ LDA indicates load memory word to Accumulator.

→ Reverse of load operation is store operation  
content of AC is transferred to memory

→ AND operation is b/w memory word (which is given by effective address present in address in instruction) and accumulator

There are 7 opcodes (000 to 110)

When branch unconditionally is executed the program control will transfer to instruction specified by the effective address. (Usually, next instruction is executed, but this opcode directly jumps to the instruction in effective address)

→ Set of instructions which are to be executed repeatedly is called subroutine. After the saving the return address which is to be executed after subroutine is called branch and save return address.

Fig: Example of BSA instruction execution

Memory		
20	0 BSA	135
21	Next instruction	
135	21	
PC=136		
1	BUN	135

→ After BSA instruction, the ~~instruction~~ starting address of subroutine is effective address (155+1) which is created. ~~after the first~~ instruction.

The address of next instruction of BSA instruction will be stored in 155.

2) → Return address to which program control has to return after execution of Subroutine.

In general, program counter holds the address of next instruction while the present address is being executed.

→ For ~~base~~ conditional branching, condition is to be satisfied for branching.

For unconditional branching, there is no condition.


→ ISZ increments the ~~operator~~ effective address and if the result is zero, next instruction will be skipped.

202

## b) Register reference instructions

<u>Symbol</u>	<u>Hexadecimal code</u>	<u>Description</u>
	I = 0 I = 1	
CLA	1800	clear AC
CLE	7400	clear E
CMA	7200	complement AC
CME	7100	complement E
CDR	7080	circulate right AC to E
CLD	7040	circulate left AC and E
INC	7020	Increment AC
SPA	7010	skip next instruction if $AC \rightarrow +ve$
SNA	7008	skip next instruction if $AC \rightarrow -ve$
SZA	7004	skip next instruction if $AC = zero$
SZE	7002	skip next instruction if $E = zero$
HLT	7001	Halt computer.

Circulated right indicates  
LSB bit is transferred to  
E-flip flop and then transferred  
to MSB



→ Skip next instruction indicates Program Counter

is loaded with PC+1 (next instruction).

→ Halt After execution of  
Halt instruction, start-stop

Flop flop will be cleared


### Input-Output Instruction:

<u>Symbol</u>	<u>Hexadecimal code</u>	<u>Description</u>
I=0	I4	
INP	F800	Input character to AC
OUT	F400	Op character from
SKE	F200	Stop on Zp flag
SKO	F100	Stop on Op flag
ION	F080	Interrupt on
IOF	F040	u off

Out  
SKE  
SKO  
ION  
IOF

- IN p indicates input character from  $\text{I/P}$  register to AC is transferred to
- OUT → character from  $\text{O/P}$  register from AC
- SKI - skip the next instruction if the  $\text{Z/F}$  flag is set
- SKE - skip the next instruction if the  $\text{OF}$  flag is set
- IEN - INTN flip flop is set ( $\text{IEN}$  = Interrupt enable)
- EOF - " " " cleared, i.e. interrupt is disabled

### Timing and control:



→ Instruction read from memory is stored in

Instruction register (IR)

→ I-flip-flop contains 15th bit

→ Op-code is decoded as  $b_0$  to  $b_7$

Eg.  $b_7 = 1$  indicates opcode = 111

opcode = 000  $\Rightarrow b_0$  is activated

→ 4-bit sequence counts from 0 to 15 (0000 to 1111). Op of 4-bit sequence is decoded

as 0 to 15

Eg: Op of sc = 1111  $\Rightarrow T_{15} = 1$


→  $T_1$  to  $T_{15}$  are called as timing signals.

→ Control logic gates consists of set of logic gates which will generate control op's.

→ For every true edge transition of the clock, the sc will be incremented unless when provided the clear if is not activated and it will be cleared if clear is active

⇒ To is active

- Hardwired control unit consists of gates, FF's, decoders and other digital cbts (No memory).
- In microprogrammed control unit, control information is stored in - the control memory (memory used for control information)



Ex: Example of control timing signals

When

→ When CLR sc is activated, op of sc will be  
0000. ∵ T<sub>0</sub> is activated.

→ When the ~~clock pulse~~ next edge of

clock pulse is arrived,  $T_1$  will be activated  
 Similarly when next the edge is arrived,  
 $T_2$  will be activated and so on.

$$D_3 T_4 : SC \leftarrow 0$$

SC will be cleared when when  $D_3 T_4 = 1$

→ Incrementing the register, counter etc takes place 'only at the edge of the clock'  
 (i.e. Though CLR SC is activated during  $T_3$ ,  $T_0$  will be activated at  $T_4$ )

①  $AC = 20H$

0	APP	100H
---	-----	------

What is the value of AC? 100H

$$20H + 70H$$

$$= 90H$$

②

↑	APP	100H
---	-----	------

AC?

70H	57H
60H	
70H	
80H	
90H	
200H	200H
300H	
400H	
500H	
600H	
700H	
800H	
900H	

$$= 20H + 80H = 100H = A0H \text{ (Hexadecimal)}$$

③	0	ADD	70H
---	---	-----	-----

What is the value of AC?

$$20H + 57H$$

$$= 77H$$

④	1	ADD	100H
---	---	-----	------

What is the value of AC?

$$57H + 20H$$

$$= 77H$$

31/7/17

## Instruction cycles:

- The program in a computer is executed by going through a cycle for each instruction. It is called instruction cycle.
- It is further divided into sequence of sub-cycles or phases
- In basic computer, instruction cycle consists of the following phases
  - 1) Fetching an instruction from memory.
  - 2) Decode the instruction.
  - 3) Read the effective address from memory if the instruction has indirect address.
  - 4) Execute the instruction.

## Fetch and decode:

To fetch the instruction from memory,

the address of instruction instruction is required.

Program counter contains the address of instruction that is to be fetched which is transferred to Address register, which is connected to address  $\frac{1}{2}$  of memory

Transfer of address (containing) P.C. to address register takes place from register  $\frac{1}{2}$ , when  $T_0$  is active.

\*  $T_0 : AR \leftarrow PC$

\*  $T_1 : DR \leftarrow M[AR], PC \leftarrow PC + 1$  (Fetch).

Memory word specified by address word in Address register is transferred to instruction register and P.C. is incremented by 1 when  $T_1$  is active. ( $\because$  P.C. contains the address of next instruction to be fetched from memory)

\*  $T_2 : D_0 \dots D_7 \leftarrow \text{Decode IR}(12-14), AR \leftarrow IR(0+1)$   
(Decode)  
3x8 decoder decodes  $12-14$  bits in instruction into  $D_0 \dots D_7$

$\rightarrow$  In case of memory reference instruction,

the bits (0+1) indicates direct or indirect

address which is loaded into Address register.


→ The bit 15 indicates direct or indirect address in case of memory reference instruction

→ In case of nonmemory instruction,  $I = 0$

indicates register-reference instruction and

$I = 1$  indicates I/O operation.

→ The 15th bit is loaded into I-Top Register. These all operations takes place if  $T_2$  is active.



Instructions coming from the program counter  
are fed to the ALU and the control unit.

Address of both registers (11) & (12) are fed into

Circuit diagram




Fig. Register transfers for the fetch phase

→ When select lines  $s_2 s_1 s_0 = 111$ , content of memory unit is transferred to bus.

→ When  $s_2 s_1 s_0 = 001$ , content from AR is transferred to bus.

→ When  $s_2 s_1 s_0 = 010$ , " " " PC "

→ When  $s_2 s_1 s_0 = 101$ , " " " SR "

Eg:  $T_0 \rightarrow AR \leftarrow PC$

For transfer of content of from PC is transferred to bus and then from bus to AR when  $T_0$  is active

→ When  $T_1$  is active,  $s_2 = s_1 = s_0 = 1$  ( $\neg$  OR gate)

and as  $T_1$  is active, Memory is read from memory unit after the transfer of address from AR to memory unit


and Memory ~~is~~ which is read

from memory unit is transferred to

bus and load of DR is enabled (as  $T_f = 1$ )  
and ~~is then~~ transferred from bus to DR

2/8/17

## Flowchart for instruction cycle:



- sequence counter is cleared initially
- ∴ T<sub>0</sub> is activated.
- (i) When T<sub>0</sub> is active, content of PC is loaded into AR
- PSC is incremented by 1 and T<sub>1</sub> is activated.
- ∴ Memory word from AR is transferred to IR and PC is incremented by 1 (∴ next instruction is fetched)
- (ii) When T<sub>2</sub> is activated,  
→ (12-14) bits are decoded as b<sub>3</sub> . . . b<sub>1</sub>
- (0-11) bits in IR is transferred to AR and 15<sup>th</sup> bit is transferred to I-flop f<sub>op</sub>
- When b<sub>1</sub> = 1  $\Rightarrow$  Register-reference or DI<sub>0</sub> operation.
- b<sub>1</sub> = 0  $\Rightarrow$  Memory-reference instruction.
- When b<sub>1</sub> = 0 and I = 1  $\Rightarrow$  indirect address  
I = 0  $\Rightarrow$  direct address
- When b<sub>1</sub> = 1 and I = 0  $\Rightarrow$  register reference instruction  
I = 1  $\Rightarrow$  DI<sub>0</sub> operation.

(iv) When  $T_3$  is activated

→ In case of memory-reference instruction.

\* When  $I=1$ , Memory word from AR is transferred to AR ( $\because$  effective address)

When  $I=0$ , nothing is performed

→ In case of register reference or I/O

operation, I/O instruction or register reference

oper instruction is executed and SC is

cleared & i.e. next instruction is fetched

$(T_0 = 0) \rightarrow (T_0 \text{ is activated})$

→ Execution of register-reference or I/O operation

takes place when  $T_3$  is active

→ whereas memory reference instruction is

executed when  $T_4$  or  $T_5$  or  $T_6$  is active

\*  $D_7 \mid T_3 : AR \leftarrow M[AR]$

( $\because D_7 = 0, I = 1, T_3 = 1$ )

\*  $D_7 \mid T_3 : \text{Nothing}$

$\#D_7 I^T_3$  : Execute a register-reference instruction

$\#D_7 I^T_3$  : " " input-output instruction

These are called control functions.

~~3/8/14~~ Execution of

### Execution of Register Reference Instructions:

Condition for register-reference instruction:

$$D_7 I^T_3 = \gamma$$

(AND gate)

→ The op of  $D_7 I^T_3$  is given to clear  $q_p$

of  $se$

→ When  $\gamma = 1$ ,  $se$  is cleared.

→ clock is given as  $q_p$  to registers and

$se$ .

i.e.  $se$  is cleared during the edge of the

clock.  $I^R(0) = B_0$  ( $\because I^R$  indicates 0-1 bits.)

&  $\gamma = 0, se \leftarrow 0$  clear  $se$

When  $I^R(1) = 1$ , (or)  $B_{11} = 1 \rightarrow I^T$  indicates

$$B_{10} \downarrow \rightarrow B_9 = B_0 = 0$$

clear  $Ac$  (AND operation of  $\gamma$  and  $B_{11}=1$ )

$\gamma B_{11}$  → control function to perform

	$r: SC \leftarrow C$	clear SC
CLA	$rB_{11}: AC \leftarrow 0$	clear AC
CLE	$rB_0: E \leftarrow 0$	clear E
CMA	$rB_9: AC \leftarrow \overline{AC}$	Complement AC
CME	$rB_8: E \leftarrow \overline{E}$	Complement E
CIR	$rB_7: AC \leftarrow \text{str} AC, AC(15) \leftarrow E, MSB$ $E \leftarrow AC(0)$	rotate right AC to E LSB
CIL	$rB_6: AC \leftarrow \text{shl} AC, AC(0) \leftarrow E, E \leftarrow AC(15)$	rotate left AC and E
INC	$rB_5: AC \leftarrow AC + 1$	Increment AC
SRA	$rB_4: \text{If } (AC(15)=0)$ ↳ then $(PC \leftarrow PC+1)$	Stop next instruction if AC is zero
SNA	$rB_3: \text{If } (AC(15)=1)$ then $(PC \leftarrow PC+1)$	Stop if one
SZA	$rB_2: \text{If } (AC=0)$ then $(PC \leftarrow PC+1)$	Stop if AC is zero
SZE	$rB_1: \text{If } (E=0)$ then $(PC \leftarrow PC+1)$	" " E " "
HLT	$rB_0: S \leftarrow 0$ ↓ Start/Stop Flop	Halt computer

while the present instruction is being executed,

PC contains the address of next instruction.

So SPTR, PC is further incremented.

→ Register reference or IDo instructions will be

executed when T<sub>3</sub> is active where as

memory reference is executed when T<sub>4</sub> (or) T<sub>5</sub> (or) T<sub>6</sub> are active.

Op-code for memory reference instruction - 000 to 110.

### Memory-Reference Instructions:

→ operand read from memory is always transferred to data register.

→ When T<sub>3</sub> is active effective address is read from the memory for case of memory reference instructions.

→ Execution of memory ~~instruction~~ starts takes place

when T<sub>4</sub> is active (i.e. Memory is read from AR and transferred to DR)

→ AND operation is performed by memory word to AC

### AND to Ac (opcode - 000)

D<sub>0</sub>T<sub>4</sub> : DR  $\leftarrow$  M[AR]

D<sub>0</sub>T<sub>5</sub> : AC  $\leftarrow$  AC  $\wedge$  DR, SC  $\leftarrow$  0

(Operations performed when D<sub>0</sub> and T<sub>5</sub> are active)

- AND is performed and SC is cleared and  
T<sub>0</sub> is activated and next instruction is fetched.

### ADD to Ac (opcode - 001)

D<sub>1</sub>T<sub>4</sub> : DR  $\leftarrow$  M[AR]

D<sub>1</sub>T<sub>5</sub> : AC  $\leftarrow$  AC + DR, ~~SC  $\leftarrow$  0~~ E  $\leftarrow$  C<sub>out</sub>, SC  $\leftarrow$  0

After adding, if carry is generated, it is transferred to E flip flop

### LDA (Load Ac) to Ac

D<sub>2</sub>T<sub>4</sub> : DR  $\leftarrow$  M[AR]

D<sub>2</sub>T<sub>5</sub> : AC  $\leftarrow$  DR, SC  $\leftarrow$  0

Memory word is transferred to DR and then to AC.

Writing into memory  $\rightarrow$  store

" " register  $\rightarrow$  load

### STA (Store from Ac)

D<sub>3</sub>T<sub>4</sub> : M[AR]  $\leftarrow$  AC, SC  $\leftarrow$  0

## BUN (Branch Unconditionally):

D<sub>4</sub>T<sub>4</sub>: PC  $\leftarrow$  AR, SC  $\leftarrow$  0

Effective address is loaded into PC from AR.

BUN  $\rightarrow$  branching to the instruction specified

by effective address.. without any condition

## BSA: Branch and Save Return Address:

Subroutine - set of instructions performed repeatedly in a program.

After execution of subroutine, again we have to return to main program.

Return address - address where we have to

go after subroutine

Address that PC has to go after the execution of subroutine is next to BSA instructn.

Address in PC ( $\therefore$  next instruction after BSA)

$\therefore$  saved in AR (AR contains effective address)

D<sub>5</sub>T<sub>5</sub>: M[AR]  $\leftarrow$  PC, AR  $\leftarrow$  AR+1  
subroutine address.  
effective address

- Address of subroutine is obtained by incrementing effective address in BCA register.

D<sub>5</sub>T<sub>5</sub> : PC  $\leftarrow$  AR, SC  $\leftarrow$  0

D<sub>5</sub>T<sub>5</sub> : Increment and Stop if zero

Increment the operand of an effective address. and if the result is zero, the next instruction is stopped.

D<sub>6</sub>T<sub>4</sub> : DR  $\leftarrow$  M[AR]

D<sub>6</sub>T<sub>5</sub> : DR  $\leftarrow$  DR+1

D<sub>6</sub>T<sub>6</sub> : M[AR]  $\leftarrow$  DR, if (DR=0) then (PC  $\leftarrow$  PC+1),  
SC  $\leftarrow$  0

6/8/14

## Input - Output and Interrupts

Input output terminal

Serial  
communication  
Interface

Computer registers  
and flip flops

F60




Fig. Input - output configuration.

Keyboard - I/p device

pointer - O/p u

FGIT → Input Flag

F60 - o/p u

FSI , F60 are one-bit registers which

are flip flops.

→ Data from Keyboard is transferred to

I/P register (INPR) through transmitter interface

serially

by data from output register to I/O device

through receiver interface serially.

→ Data from INPR to AC is transferred by

parallel. By from AC to OUTR

→ Initially, I/P flag is cleared. When key is

pressed on keyboard, ~~it is~~ character is

transferred to INPR 8-bit alpha numeric code.

After a character is transferred to INPR,

I/P flag is set. FDI indicates FF of computer.

Computer checks the FDI flip flop. and

if the FDI is set, data is transferred from

INPR to AC. and I/P flag is cleared.

→ Initially O/P flag is set and computer

checks the II and if it is set,

it will transfer the data from AC to OUTR.  
and OF flag is cleared

Transferring data from INPR  $\rightarrow$  AC  $\rightarrow$  I/P transfer

" " " AC  $\rightarrow$  OUTR  $\rightarrow$  OF "

→ character from OUTR is accepted by printer  
and printed and the OF flag is set.

→ True

→ I/P and OF transfers takes place at faster  
rate as computer is fast and to I/P and  
OF devices are slow as I/P and OF devices are  
slow. (Keyboard  $\rightarrow$  INPR and OUTR  $\rightarrow$  printer)

→ computer checks I/P and OF flags for I/P and  
OF transfers. OF flag is set once the  
character is printed.

This process consumes a lot of time.

→ When flag is set, computer is interrupted.

When the computer is interrupted and

It starts on "I/O" operation.

The program that is executed when there is an interrupt is called Interrupt Service Routine (ISR).

- Before executing ISR, or I/O program, it has to save the return address (Address 1) which is stored in location 0. PC should be loaded with address 1. (Branch instruction)
  - While executing the I/O program, INT (Interrupt Enable) flip flop should be cleared
  - Branch Instruction transfers Program control to I/O operation.
  - The operations that are taking place when there is an interrupt before going to I/O program are called interrupt cycle

## Interrupt cycle




Fig. Flow chart for interrupt cycle

→ 'R' is interrupt FF (Flip Flop)

→ If #EN = 0 ⇒ interrupt is disabled, and will not execute #F0 operation.

→ If #EN = 1 (i) and if %p flag = 1 ⇒ %p transfer (ii) and if %f flag = 1 ⇒ %f u

'R' flip flop is called interrupt FF.

If if flag is 0, it checks the OF flag  
and if OF flag is set, R is set

Interrupt has occurred and R=1 indicates  
D/A operation.

- Return address which is present in PC  
is stored in location '0'.

~~To go!~~

- To go to location '1', PC is loaded  
with '1' and EN and R are cleared.

8/8/17

Stack organisation:

Register stack:





Fig. Block diagram of a 8x-word stack

## Memory Stack:




Fig. Computer memory with program, data

and stack segments

→ Stack is a storage device which follows

last in first out

→ Register stack is a stand alone type

Memory u will be part of RAM

(Random Access memory)

$SP \rightarrow$  stack pointer is always used to indicate the top most filled location of the stack.

→ Data can be returned or read from the stack through DR (Data Register)

( $\because$  DR contains item that is to be returned or read from stack)

→ FULL and EMPTY are the flip flops and FULL will be set when stack is full and EMPTY is set when stack is empty.

→ Initially  $1, 2, \dots, b_3$  locations are filled and then  $0$  is filled.  $\therefore$  first item is taken from  $0$ , then  $b_3, b_2, \dots, 1$ .  
→ 8-bit address is required to represent 64 addresses.

To perform push operation, logic is as follows:

push! → value → stack →  $SP \leftarrow SP - 1$

~~$SP \leftarrow SP + 1$~~  → top of stack →  $SP$

→ After incrementing  $SP$ , data is transferred

PR to stack  
from SP  $\leftarrow$  SP+1  
 $M[SP] \leftarrow DR$

If ( $SP=0$ ) then ( $FULL \leftarrow 1$ )

$EMTY \leftarrow 0$

$SP \leftarrow SP + 1$   
 $DR \leftarrow M[SP]$   
If ( $SP=0$ ) then  $FULL \leftarrow 1$

content of data PR is transferred to the memory word in the address specified by SP.

Pop

$DR \leftarrow M[SP]$

$SP \leftarrow SP - 1$

→ first item from SP is removed and SP is decremented.

$DR \leftarrow M[SP]$

$SP \leftarrow SP - 1$

If ( $SP=0$ ) then ( $EMTY \leftarrow 1$ )

$FULL \leftarrow 0$

Memory stack:

→ Memory unit contains program, data and stack.

→ Initially, SP contains (400) and to

insert an item into stack; SP is decremented

Push:

$SP \leftarrow SP + 1$

$M[SP] \leftarrow DR$

Pop:

$DR \leftarrow M[SP]$

$SP \leftarrow SP - 1$

Reverse Polish Notation:

$A * B \leftarrow \text{prefix (or polish)}$

$+ A B \leftarrow \text{prefix (or polish)}$

$A B + \leftarrow \text{postfix (or reverse polish)}$

Ex. ①  $A * B + C * D \rightarrow$  arithmetic expression in

infix notation.

~~$A * B$~~

$A B * C D * + \rightarrow$  reverse polish notation

Ex. ②  $(A + B) * [C * (D * E) * F]$  infix

Follow operational hierarchy to convert

~~$A B + C D E * F * *$~~  into postfix

1) Inside inner parentheses

2) Inside the outer parentheses

3) \* (or) /

4) + (or) -

AB + DE \* C \* F + \*

① (3 \* 4) + (5 \* 6)

34 \* 56 \* +

→ Reverse Polish notation is used to evaluate arithmetic expressions.

→ 3 and 4 are popped from the stack and multiplied and stored in the stack. Similarly, 5 & 6 are popped from the stack and multiplied and stored in the stack.

The results are then added.

## Instruction Formats:-

→ Instruction format consists of mode, operational code and address fields. Address fields

contains address of operand or process register address

→ The no. of address fields in the instruction format depends on

1) Organisation of its internal register

2) Most of the computers fall into one

of 3 types of CPU organisations.

a) Single accumulator organisation

b) General register type

c) Stack organisation

Example of accumulator type organisation

is basic computer.

The instruction format in this type of computer contains one address stream

Ex:

$ADD X \rightarrow AC \leftarrow AC + M[X]$

b) General register type computer contains two or 3 address fields

Instruction format of  
Stack organised CPU contains one address field or no address field

Ex for a)  $\text{ADD} x \rightarrow AC \leftarrow AC + M[x]$

content in  $x$  is added to  $AC$  and result is stored in  $AC$

$x \rightarrow$  address, It specifies address or process register

Ex for b)  $\text{ADD } R_1, R_2, R_3 \rightarrow R_1 \leftarrow R_2 + R_3$

$R_1, R_2, R_3$  are called processor registers

$\text{ADD } R_1, x \rightarrow R_1 \leftarrow R_1 + M[x]$

$x \rightarrow$  memory address

$R_1 \rightarrow$  processor register

Ex for c)  $\text{PUSH } X$

$X \rightarrow$  memory address

$\rightarrow$  pushes the item from memory location to stack

~~ADD~~

~~ADD~~

$\rightarrow$  adds top 2 items of the stack

$$\textcircled{1} \quad X = (A + B) + (C + D)$$

$A, B, C, D$  are memory addresses

Three address instructions

$\text{ADD } R_1, A, B \quad R_1 \leftarrow M[A] + M[B]$

$\text{ADD } R_1, C, D$   $\hookrightarrow$  Process registers

$R_1 \leftarrow M[C] + M[D]$

MUL X, R<sub>1</sub>, R<sub>2</sub>       $M[X] \leftarrow R_1 * R_2$

### Two Address Instructions.

~~ADD A P~~

~~ADD A B  $\rightarrow M[A] \leftarrow M[A] + M[B]$~~

~~ADD C D  $\rightarrow M[C] \leftarrow M[A] + M[B]$~~

~~MUL AC  $\rightarrow M[A] \leftarrow M[C] * M[A]$~~

9/8/17

### Addressing Modes:

→ Addressing mode specifies the way operand or effective address is determined

The Mode field <sup>(in instruction)</sup> indicates the addressing mode

opcode	Mode	Address
--------	------	---------

fig. Instruction format with mode field

There are different addressing modes.

### 1) Implied mode →

In this mode, the definition of

instruction specifies the location of operand.

In instruction CMA (complement Ac), operand in Ac is complemented. In CMA, location of operand need not be specified. (no address field.)

∴ In implied mode, address field does not exist.

#### 2) Immediate mode:

Operand is specified in instruction in immediate mode.

#### 3) Register mode:

In this mode, operand is present in the register specified in instruction.

#### 4) Register Indirect mode:

In this mode, the address of the operand is contained in the register specified in the instruction.

#### 5) Autoincrement or Autodecrement mode:

comes under register indirect mode

In autodecrement mode, register is incremented  
after the execution of instruction

In auto decrement mode, register is decremented

(before) prior to the ~~exp~~ execution of instruction

### b) Direct Address mode:

→ In this mode, the address part of the instruction specifies effective address.

### c) Indirect Address mode:

→ In this mode, address part of the

instruction specifies ~~contains~~ endicates

address of effective address.

i.e. address specified on the address part

of the instruction gives effective address

### d) Relative Address mode:

→ In this mode, effective address is given

by ~~by~~ adding the content of the PC

to the address part of the instruction.

### Indexed addressing mode:

In this mode, effective address is given by

- adding the content of the Index Register to the address part of the instruction.

### Register Addressing mode:

In this mode, effective address is given by

- adding the content of base register to the address part of the instruction.

### Example for Addressing modes:

Initially PC = 200,

Instruction at 200

is fetched


location of operand

is determined by

addressing mode

and is loaded

into AC.



e.g. Numerical example for addressing

R1 → processor register

XR → ender register

<u>Addressing Mode</u>	<u>Effective Address</u>	<u>Content of Ac</u>
Direct Address	500	800
Indirect Address	800	300
Immediate operant	201	500
Indirect Address	800	300
Relative address	702	325 <p>(. PC contains 202 (next instruc) 202 + 800)</p>
Indexed address	600	900
Register	-	400
Register Indirect	400	700
Autodecrement	400	700
Autodecrement	399	400

In immediate operand, address field is of  
becomes operand field.

## 10/8/17 Data Transfer and Manipulation:

Computer instructions are classified into 3 types

- 1) Data Transfer Instructions
- 2) Data manipulation
- 3) Program control

### Data Transfer Instructions:

~~LD~~ is called

At

Mnemonic for load instruction

→ LD (Load)

Load instruction transfer data from memory

to processor register

→ ST (Store)

Mnemonic for store

→ transfer data from processor register  
to memory

→ MOV (move)

Transfers data b/w registers , b/w  
and memory , b/w two memory <sup>register</sup> words

→ XCHG → exchange operation

Data is swapped b/w registers and b/w  
register and memory word.

→ IN (input)

→ OUT (output)

SI and DI instructions are used to transfer  
the data b/w processor registers and I/O (input)  
O/P terminals

→ PUSH

→ PUSHF

→ POP

These are used to transfer the data

b/w processor registers and memory stack

2) Data Manipulation Instructions!

They are further classified into 3 types,

## a) Arithmetic instructions

- b) Logical and bit manipulation instructions
- c) shift instructions.

### Arithmetic Instructions

SNC (increment (+1))

DEC (decrement (-1))

ADD (add)

SUB (subtract)

MUL (multiply)

DIV (divide)

ADDC (Add with carry)

SUBB (subtract with borrow)

NEG (Negate) → 2's complement

### Logical and bit manipulation instructions:

CLR (clear) → clears the operand

COM → complement the operand → 1's complement

AND

OR

XOR

CLRC → clear carry (i.e. E=FF) (carry=0)

SETC → set carry (carry=1)

COMC → complement carry

EI → enable interrupt

DI → disable

### 3) Shift Instructions

SHR → logical shift right

SHL → " " left

SRA → Arithmetic shift right

SRA → " " left

Circular shift is also called rotate

ROR → Rotate right (LSB to MSB)

ROL → " left

RORC → Rot Rotate right through carry

(LSB → carry and carry → flag)

to MSB)

ROLC → Rotate left to carry

(MSB → carry and carry → LSB)

### 3) Program Control Instructions:

\* BR → branch instruction

Executing instruction on  
fetch branching to specified address

2 types of branching

• conditional branching → branching takes place if the condition is true  
otherwise next instruction is executed.

Unconditional branching → no condition. Branches to specified address.

BR }  
JMP } They are interchangeably used with different addressing modes. Both have same operation.

\* SKP → skip

skip the next instruction.

They are of 2 types.

conditional skip and unconditional skip.

\* CALL → to call

When subroutine is to be called into main program, CALL is used.

\* RET

It is used to return to the main program after executing subroutine. It is the last instruction of subroutine.

\* CMP → compare instruction

It is used to subtract two operands but the result is not stored.

\* Based on CMP operation, status bits are effected (status bits → O bit, sign bit, carry bit, overflow bit) In subtract, result is stored and status bits are effected.

\* TST

Status bits changes for any operation.

\* TST - test instruction → logical AND

It perform logical AND but result is not stored and status bits are effected.

11bit

Program Interrupt:

→ Interrupt will cause break in the normal execution of program.

When there is an interrupt, it executes interrupt service routine (ISR)

Address of ISR is determined by

At the end of execution phase of each instruction, control checks whether there is an interrupt. If there is an interrupt, it goes to interrupt cycle, which saves the state of CPU. State of CPU is given by 1) content of PC, 2) content of all processor registers, 3) content of status registers. (It contains PSW (Program Status Words). These are saved into stack.

PSW is a collection of status bits. Status bits corresponding to ALU operation are (0 bit, sign bit, carry bit, overflow bit).

Another status bit specifies the interrupts that are allowed to occur. We also have status bit which indicates whether the CPU is in supervisor mode or user mode.

Supervisor mode: When the CPU is executing

part of the program of the operating system

it is said to be operating in supervisor mode.

User mode: When the CPU is executing user program, it is said to be operating in user mode.

- Address of ISR is loaded after saving the state of CPU into status register
- New PSL is loaded after saving loading the address of ISR.

- After interrupt cycle, ISR is executed
- After the execution of ISR, control should go to the main program (by getting the return address from stack)

At the end of ISR (ISR program), we have instruction called as return from interrupt. When this is executed, the contents of the stack are popped (return address).

content of processor registers and status register)

Then return address is loaded into PC and  
old ~~status~~ PSW is " " " status register.

### Types of Interrupts:

- 1) External Interrupt
- 2) Internal Interrupt
- 3) Software ~~Interrupt~~ Interrupt.

### External Interrupt:

It is due to external source.

Ex: 1) I/O device requesting for data transfer.

2) Timeout Interrupt (may come from a program that is ~~in~~ in an endless loop and exceeded its time allocation) or when time has been elapsed for an event)

3) Power failure interrupt

When it occurs, ISR will be transferring the ~~status~~ state of CPU into a nondestructive memory before the power goes.)

## 2) Internal Interrupt:

It is caused by illegal or erroneous use of instructions or data

Ex: (i) Stack overflow (stack is full)

(ii) Register overflow.

(iii) Attempt to divide by '0'.

(iv) Invalid operation code

When there is an internal interrupt, source program (ISR) will determine the corrective methods to be taken.

## 3) Software Interrupt:

It is initiated by executing an instruction.

When

In order to get go to supervisor mode

(complex I/O transfer), software interrupt is used.

## Reduced Instruction Set Computer (RISC):

There are 2 types of Instruction set

computer  
1) Complex Instruction set Computer (CIS)

2) Reduced

## Characteristics of CISC

- 1) A large no. of instructions typically from 100-250
- 2) Some instructions that perform specialised task and are used frequently.
- 3) A large variety of addressing modes typically from 5-20 diff. modes (depends on computer)
  - i) Variable length instruction format.
  - ii) Instructions that manipulates operands in memory.

## Characteristics of RISC:

- 1) Relatively few instructions
- 2) Relatively few addressing modes
- 3) Memory access limited to load and store instruction. (no manipulation)
- 4) All operations done within the registers of CPU
- 5) Fixed length, early decoded instruction format.
- 6) Single cycle instruction execution
- 7) It uses hardwired rather than microprogram control.

12/8/17

## Microprogrammed control:

### Control Memory:

Computer consists of 2 control units.

control unit generates control signals to perform any operation.

1) Control unit

2) Microprogram control unit.

Program is stored in main memory

by, Micro program (set of microinstructions) is stored in micro program control unit to execute it.

### Microinstruction:

→ It consists of control word and next address information.

→ Control word specifies one or more microoperations.

→ Next address information is used to generate the next next address, where next address

indicates the address of the microinstruction  
that is to be executed next.




Fig: Microprogrammed control organisation.

control address register contains the address of microinstruction that is to be read by ROM. Control address register gives the memory (micro instruction)

to control Memory (generally ROM) and it reads

the microinstruction from the control memory

which is loaded into control data register.

control data register contains microinstruction

which consists of control word and next address information.

Microprogram Example




Fig: Computer hardware configuration

Microprogram control unit consists of control

memory. Main memory contains 2048 locations

(16 bits). Control " " 128 "

bits (20 bits)

→ DR contains data that is ready to be written into main memory.

∴ Size = 16 bits.

→ AC and ~~data~~ DR are used to perform arithmetic, logic and shift operation when

result is stored in AC. (Size of AC = 16)

2048 location = 2<sup>11</sup>

11 bits are required for PC as PC contains address of next instruction.

AR provides address to the main memory

Data is transferred from one register to another using MUX.

DR receives data from PC, memory, AC.

AR is used by PC, DR


Control unit contains 2 registers

i) SBR - Subroutine Register

It is used to hold the return address

ii) CAR - Control Address Register

It is used to contain the address of microinstruction that is to be read by control memory



(a) Instruction format

It consists of 3 fields i.e. Mode, opcode, Address fields.

$I = 0 \Rightarrow$  direct address  $\rightarrow$  effective address in instruction

$I = 1 \rightarrow$  indirect address  $\rightarrow$  ~~in~~  $\rightarrow$  memory.

opcodes is of 4 bits i.e.  $2^4 = 16$  operation.

If is a memory reference instruction

i.e. contains address

-out of 16 opcodes, only 4 are defined as microinstruction

<u>Symbol</u>	<u>opcode</u>	<u>Description</u>
ADD	0000	$AC \leftarrow AC + M[EA]$
BRANCH	0001	If $AC < 0$ then $(PC \leftarrow)$
STORE	0010	$M[EA] \leftarrow AC$
EXCHANGE	0011	$AC \leftarrow M[EA], M[EA] \leftarrow$

Exchange means swapping the content of AC and content in EA

ADD instruction adds the content of AC and operand. In effective address and the result is stored in AC. (AC and DR)

→ Branch jumping to effective address.

It takes place when AC is zero (conditional branching). EA is loaded into PC.

STORE → storing the content of AC into EA

### Microinstruction Format:

3	3	3	2	2	7
F1	F2	F3	CD	BR	AD

F1, F2, F3 : Microoperation fields → specify microoperation

CD: Condition for branching

BR: Branch field

AD: Address field

### Fig. Instruction code format (20 bits)

Each location of control memory contains one static microoperative microinstruction (128x20 bits)

Size of microinstruction = 20 bits.

9 bits (F1, F2, F3) specify microoperation

~~E contains con 8 #~~

F<sub>1</sub> specifies 7 microoperations (000 ~~no operation~~)

F<sub>2</sub> " " " " " " " (000 - no operation)

F<sub>3</sub> " " " " " " " (000 - no operation)

∴ Total = 24 microoperations.

Ex: For some microoperations microinstructions,

F<sub>1</sub> - no operation, F<sub>2</sub>, F<sub>3</sub> - some microoperation

It can perform maximum of 3

→ CD indicates condition for branching

→ BR " type of branch

→ AC specifies branch address

Symbols and Binary codes for Microoperations Instruction field

<u>F<sub>1</sub></u>	<u>Microoperation</u>	<u>Symbol</u>
000	No operation	NOP
001	AC ← AC + DR	ADD
010	AC ← 0	CLRAc
011	AC ← AC + 1	INCAc
100	AC ← DR	DRTAc
101	AR ← DR( <sub>0-10</sub> )	DRTAR
110	AR ← PC	PCTAR
111	M[AR] ← DR	WRITE

Microprogram PS stored in control memory  
in the form of binary

Always → AR contains effective address

101 → 0-10 bits in DR PS transferred to AR

<u>F<sub>2</sub></u>	<u>Microoperation</u>	<u>Symbol</u>
000	None	NOP
001	AC ← AC - DR	SUB
010	AC ← AC ∨ DR	OR
011	AC ← AC ∧ DR	AND
100	DR ← M[AR]	READ
101	DR ← Ac	AC → DR
110	DR ← DR + I	INC DR
111	DR(0-10) ← PC	PC → DR

READ → Memory word from AR is transferred  
to DR

<u>F<sub>3</sub></u>	<u>Microoperation</u>	<u>Symbol</u>
000	None	NO P
001	AC ← AC ⊕ DR	XOR
010	AC ← AC	COM
011	AC ← SHL AC	SHL
100	AC ← SHR AC	SHR
101	PC ← PC + I	INC PC
110	PC ← AR	AR TPC
111	Reserved	

III → Not yet defined

<u>CD</u>	<u>condition</u>	<u>Symbol</u>	<u>Comments</u>
00	always = 1	V	Unconditional branch
01	DR(15)	I	Indirect address by
10	-Ac(15)	S(sign bit)	sign bit of Ac
11	Ac = 0	Z	zero value in Ac

Unconditional, indirect condition is always true.

DR(15) indicates 'I' bit which (Instruction)

TS loaded into DR ∴ 15th bit in DR = R bit

10 → check whether Ac is +ve

MSB of Ac = 1 ⇒ +ve Ac is +ve

<u>BR</u>	<u>Symbol</u>	<u>Function</u>
00	JMP	CAR ← AD if condition
01	CALL	CAR ← CARH if condition
10	RET	CAR ← AD, SBR ← CARH if condition = 1 CAR ← CARH if u = 0
11	MAP	CAR(2-5) ← DP(11 - 14), CAR(01,6) ← 0

$\downarrow$   
10 → CAR ← AD  
Address field

CAR contains the address of microinstruction that is to be executed.

$\downarrow$   
CAR ← AD, SBR ← CAR + 1  
AD field is loaded into CAR.

Return address is stored in Sub Routine

register

10 → RET CAR ← SBR

Returns from SBR to main program.

### JMP

Branching takes place when the condition is true and CAR should be loaded with address of microinstruction that is to be executed after branching.

→ If the condition is false, CAR should go to the next microinstruction after jump

whose address is obtained by incrementing CAR

Diffr b/w JMP and CALL  $\rightarrow$  Return address.

is not saved in JMP.

### CALL:

When CALL is executed, it saves the

return address in SBR and SBR is

executed when the condition is

true.

When the condition is false, CAR is

incremented. AD  $\rightarrow$  Address of subroutine

Always return address of microinstruction

that is after CALL

### RET:

Return address from SBR is transferred  
to CAR.

### M&AP:

For each instruction in program, there are

microinstructions in microprogram.

To get address of first microinstruction corresponding to some instruction is given by putting one '0' before opcode and two '0's after opcode ( $\therefore \text{Total} = 7$ ) ( $\because 4+3$ )

Ex: 0000000 indicates address of the first microinstruction corresponding to add operation.

7 bits are used as the control memory contains 128 locations ( $2^7 = 128$ )

This is called mapping i.e. converting 4-bit opcode to 7-bit address.

opcode DR(11-14) is transferred to CAR(2-5) and 0's are transferred to ~~0, 5, 6<sup>th</sup>~~<sup>0, 1, 6<sup>th</sup> bits.</sup>

Address of first microinstruction

Address of second microinstruction

Address of third microinstruction

Address of fourth microinstruction

Address of fifth microinstruction

18/8/14

## The Fetch Routine:

### Fetch

Reading the instruction from memory.

Main program contains main program.

Control memory " micro program.

→ Microinstructions are required to perform fetch operation also.

PC contains address of next instruction. But in order to access the same location in memory, address is given AR (i.e. AR

is connected to memory not PC)

### Register transfer Representation:

\*  $AR \leftarrow PC \rightarrow$  stored in location 84 of control memory.

\*  $DR \leftarrow M[AR], PC \leftarrow PC + 1$

Memory word specified by AR is transferred to DR and PC is incremented

\*  $AR \leftarrow DR(0 \rightarrow 10), CAR(2 \rightarrow 5) \leftarrow DR(11 \rightarrow 14), CAR(0, 1, 6) \leftarrow 0$

Address bits in DR is transferred to AR.

If it is direct address, operand - AR contains address of operand.

If it is indirect address, - AR contains effective address of address

Address in CAR gives the address of location to be accessed from control memory.

DR(11-14) → OPCODE bits.

These are register transfer representation of

There are 3 types of representation

1) Register transfer representation

2) Symbolic

3) Binary

e) Symbolic a microinstruction of fetch routine:

ORG 64

↓  
pseudo instruction

64 - address of first microinstruction of fetch routine

\* FETCH : PCT:AR  $\frac{F_1 F_2 F_3}{U}$   $\frac{OP}{JMP}$   $\frac{BR}{NEXT}$

↓  
Label indicating fetch routine

U → symbol for unconditional branching

JMP → jump to next microinstruction

NEXT → symbol for address of next microinstruction.

(IP always in binary → NEXT → 84 = 10000000)

PETCH : ORG 84

ORG 84

PETCH : PC + AR      U      JMP      NEXT(85)

READ, INCPC      U      JMP      NEXT(86)

-DRT

DRTAR      U      MAR

CALL and MAP are unconditional

JMP and RET can be conditional also.

MAP gives the first microinstruction

### 3) Binary Representation

$F_1, F_2, F_3$  represents microoperations

For MAP and RET, address is not defined

$\therefore DR(11, 14) \rightarrow CAR(2-5), BAR(0, 1, 6) \rightarrow 0$

(In RET,  $AR \leftarrow SRR$  i.e. Return address is saved in SRR during CALL execution)

<u>Primary Address</u>	<u>F<sub>1</sub></u>	<u>F<sub>2</sub></u>	<u>F<sub>3</sub></u>	<u>CD</u>	<u>BR</u>	<u>AD</u>
1000000	110	000	000	00	00	1000001
1000001	000	100	101	00	00	1000010
1000010	101	000	000	00	11	0000000

In first two microinstruction, address in instruction is transferred to GAR, but in

MAP,  $GAR(2-5) \leftarrow DR(11-14)$ ,  $GAR(0,1,6) \leftarrow 0$