
rijsple Cassy Hader (or) Harallet Adder

4-bit Ripple Carry Adder.



> N-bit Adder can be constructed by cascading N full Addess cincult in series, such that fint

> full addes Co is Connected to next fulladdes carryin

This arrangement is known as sipple carry Addes, Since Carry bit supples from one stage to another

> The delay through the cincult depends upon the number of stages that must be tranvened is a function of the

> for some input combinations no suppling occurs of all, while for other, the carry has to supple from LSB to The MSB. points. The propogation delay of Such structure is defined as the worst can delay over all possible patterns

>. The delay is then proportial to the no. of 69th 116-616 an the ilpwords N' 4 is approximated by

Tadder = (N-1) t capy tours

> The propogation delay of the arinal carry address linearly proportional to N This properly becomes very important when designing adder for wide datapaths.

ne c

ें।

3116 Mu

٤ 40

S

46


E)

4 8

7/90

(Sn)

Or



-ladd = (N-1)tpc+ tours = (16-1)tpc+ tours

= 16 x12n + 15ns.

195n

hloods

DOTO

emo evenno constant

The ripple carry adder has a finite delay in obtaining the final off, as the carry has to be transmitted from one stage to another. In mormal adder of 4 of 8-bits, this delay is insignificant, but the delay Decomes prominent in case of 64(07)128 bit adders.

Cours simple an

Hence, to increase the speed of the adder, faster carry generation techniques are made use of the These techniques improve the speed of operation of the adder, but on anotherhand increase the floor area as well.

(i) Carry Look Ahead Adder em em em em


In RCA, the final carry-olp cannol be obtained without the propogate of carry-in through the previous adduceds. Using the general of propogate functions this adduceds. Using the general of the carry old can be carry propogate and be avoided of the carry old can be

Computed disactly.

| omputed arriving 9 npuli |
|--------------------------|
| C:= G:+ P: C-1 A, B, C) |
| 1=0 |
| Co = Go+PoC-1 0 |
| |
| C, = G, +P, Co (9) |
| 1 = 2 (GotPoC1) |
| C2 = G12 + P2 C1 |
| = 92+ 12 (61+12(01-189)) |
| 123. |

| | 1. | | v |
|---------|--------------------|-------------|------|
| C_{2} | = 93+935 | | |
| ~ | C = A P C + A | POC. +PPP | 2 |
| | = 93+93 [92+P29,+1 | 1,540, 0,15 | 7 [] |
| | 2 2 | | |
| | | | _ |

| | A | B | Con | 5 | Gut | *. v |
|---|----|----|------------|---|-----|-------------------------------------|
| - | O | 0 | O | 0 | 07, | No coory |
| | O | 0 | 1 | 1 | 0+ | No coory generation re Cout=0 |
| | 0. | 7 | <u>O</u> . | ı | 0 | re Coul- |
| | ව. | ١. | 1 | 0 | 1 4 | = (avoyPropoget |
| | 1. | 0 | 0 | ١ | 0 | Cout = Cin. |
| | j | 0 | 1. | 0 | | |
| | 1 | 1 | 0 | 0 | 1 | |
| | 1 | I | 1 | | 1 | |
| | - | | | | - | / |



De mont mage stately

mr. nowdowship we

(2 DOUG

mest ni

الال المال

minin srogg

ا، سارعه

8 i4 p

 \widehat{n}_{b}

34T *

omomo

H,p

Suel

MO

20

 \supset

7

Lambia

Lambia

الاس س

separ,

" Uju

Mics

الأرصر

814

5 m

ρų

190m

Jusic

50 4

200

nob

insif


29

> These equations indicale that carry outputs can be computed directly, without the need for propogating through the adder cells


> Hence, as there is no sipple effect, the speed of the odder is increased.

> But the limitation is that with increased no. of carry output, the expression becomes much larger 4 logic becomes quite complexity.

> CLA:




en en em em em



This unit produces the four carry outputs Simultaneously Howe, ever Co, Ci, Co are required only for producing the Sum of the These carry ofps will not sipple through.

* 16-bit full-Added Usy 4-bit FullAddre.



، حكور

ne b

يآري ح

11167

) u

46


C


9(

qua


ng

M





2-bit C.SA:



199 33,21 18, 29,30 47,13,21,8,26,29,45 57,48,56 ū

40

æ

*Carry Select Adder.

- O. A standard logic design technique lo accelerate the cutical path is to pre-compute the olps for both possible ilps, 4 then use a multiplexes to select the two of choices.
- O CSA consists of two ripple carry addres & a multipline.
- The Calculation is done livie with an anumpto that the carry ip is 0'4 conother adder with an assumption that the carry ip is 1
- After the two negults are calculated, the correct sum, as well as the correct carry-out, is then selected with the multipleness once the carry-in is known.

* Improvement in Speed.

Let us consider the RCA; for an n-bit adder, the computation time is given by T=nk, 1 where k, is the delay through one addercale

-> for, carry select Addus, if the adder is divided into blocks, with each block containing two adderalls, then $T=2k_1+(n-2)k_2$

When k2 is the delay through the mux.

Hence it is observed that, if not planned properly then k' may to the translation the may not be any gual advantage.

y C

Let the n-bit adder be divided into Million of each block (anticin prodder cells in Search in m=MP)

(ex 16-bit > 2block = each block has fadducells). The completion

3x 2-16,

time (T) is the sum of the propagation delay through

the first block of propagation delay through

1.e. TE PK,+(M-1)1/2-(1)

To obtain minimum Teq D has to be differentiated North to M' 4 the result to be equaled to zero n = MP1.1. $\frac{dT}{dM} = \frac{d}{dM} \left\{ \frac{n}{M} k_1 + (M-1)k_2 \right\} = 0$

$$n_{k_1}(-V_{M2})+k_2-0=0$$


 $(0^{\gamma})\frac{n_{k_1}}{M^2}=k_2=>M=\sqrt{\frac{n_{k_1}}{k_2}}$


Ex: - for a 64-bit CSA, given k=4n3 1k2=Ind. find the mo, of blocks 4 no, of adders cells in each block for achieving min. T.

Given n=64, k1=4n3, k2=1ns

$$M = \sqrt{\frac{64 \times 4}{1}} = \sqrt{256} = \frac{16}{16}$$

$$P = \frac{64}{16} = 4, T = \frac{16 + 15}{16} = \frac{31 \text{ ns}}{16}$$





This adder makes use of the block propagale Signals.

> In a block, if the bits of the operand A+B are
different in all the positions wirth each other, then
carry doesn't gel generaled.

$$\frac{\mathbf{g}_{x}}{\mathbf{g}} = A = \frac{1}{2} \frac{1}$$

Cart = Cin. In Such Cases Grony need not get propogate at all

Scanned by CamScanner

> not Jose

59

√;

>Thus, lo sove this propogation time a special signal called as "block propogation" is und

> This is defined as (BP= TP;) 4 if this signal > This is defined as (BP= TP;) 4 if this signal is 1', Then carryin need not be propagated through the Hock

> Instead it can be directly transmitted through a mux, to the next block

Thus, the propogation delay gets minimized. I speed of. the adder gets increased.

* Case if BP=0, then it indicales that these can be generation of cassy & hence the ilp cassy rueds to be propogated through the block Now to suduce, be propogated through the block size becomes this delay, the Choice of the block size becomes necessary, for which the computation is _

Let k' be the time needed by the carry signal to propagate throw the adder cell it's - propagate delay of mux. Then computate time is given by,

T = 2(P-1) K, + (M-2) K, — () [m=MP]

 $Tmin! - \frac{dT}{dM} = \frac{d}{dM} \left[2 \int_{M}^{n} -1 \int_{K_{1}}^{n} k_{1} + (M-2)k_{2} \right] = 0$ $\Rightarrow 2n \left[-1 \int_{M}^{n} k_{1} + k_{2}^{-1} = 0 \right]$

$$\frac{2nk_1}{M^2} = k_2$$

$$M = \sqrt{\frac{2nk_1}{k_2}}$$