

19/6/17

COMPUTER ARCHITECTURE AND ORGANIZATION

UNIT-1 BASIC STRUCTURE OF COMPUTERS

→ Computer:

Computer is an electronic device which performs arithmetic and logical operations.

Types of computers:

1) Personal computer:

→ They are used in houses, schools, offices etc.

2) Notebook computer:

→ It is the compact version of PC.

3) Work stations:

→ They are used for graphics (high computation power than PC)

4) Enterprise systems:

→ They are used for processing business data (high computation power than work station)

stations)

5) Severs:

- They contain data base that can be accessed by other systems.

6) Super computers:

- They are used for large scale numerical calculations. They are used for weather forecasting as well as in aircraft design and simulation.

Computer Organisation:

Using Design of input unit, output unit, memory unit and processor

- Memory unit is used to store information.
- Processor performs operation.
- Computer architecture deals with the instructions set and hardware unit which is used to implement the instruction.

Functional Units:




Fig. Basic functional units of a computer

- Computer accepts information through input unit
- Results are sent through output unit
- Memory is used to store program and data.

Types of storages:

- 1) Primary storage (RAM) → volatile memory
- 2) Secondary storage.

Primary storage:

RAM has 3 levels depending on size and speed.

When a file is saved, it is stored in hard disk and when it is opened again, it is stored in primary (RAM))

- The fast and small RAM unit is called cache memory.
- The large and slow RAM unit is called main memory.
- To access memory, allocation of address is required.
- Amount of information stored in each location is called word (Indicates amount of data)
- We can perform operations in strings of words or multiple words or part of word.
- Length of word → 16 bits to 64 bits
- Primary storage is fast and expensive compared to secondary storage.

→ Secondary storage

Ex: magnetic disk and optical disk.

→ Primary storage can be directly accessed by CPU [Main memory]

→ Secondary storage cannot be directly accessed by CPU [Hard disk]

Arithmetic and Logic Unit:

To perform operation between two operands, they should be brought to processor.

- ALU includes arithmetic operations → +, -, ×, /
Logical operations → AND, OR, NAND, NOR

Control Unit:

ALU + Control Unit → Processor

It generates control signals that are required to in order to perform some operations.

Ex: Memory Read

Memory write

I/O Read

I/O write

If input and output units are in single unit, it is called I/O unit

→ For graphic display, input and output

units are in same unit called as

I/O unit.

21/6/17

BASIC OPERATIONAL CONCEPTS

→ Add ~~LOCA~~, RD
~~LOCA~~ address of an
LOCA is an operand present in memory

RD is a register. RD

Above instruction indicates addition

of two operands where one is in
memory and the other is in register

and stores the result in RD

→ Load LOCA, RI

↓

address of some memory location

The above instruction indicates loading

of operand present in LOCA, into register

RI

→ Add RI, RO

Adds operands in RI and RO and
stores the result in RO register




fig. connections between the processor and
the memory.

$\text{MAR} \rightarrow$ Memory address Register

It contains address of memory which is to be accessed

$\text{MDR} \rightarrow$ Memory Memory Data Register

It contains the data that is to be written or read by the memory

$\text{PC} \rightarrow$ Program counter

It holds the address of next instruction that is to be executed

$\text{IR} \rightarrow$ Instruction Register

It holds the instruction that is to be executed currently.

R_0, R_1, \dots, R_{n-1} holds the operands called the general purpose registers

Control unit:

It is used to generate control signals that are required to perform


some action.

ALU - to perform Arithmetic and logical operation.

MAR → unidirectional i.e. address is transferred from MAR to memory

MDR → bidirectional

Control unit →
All together is called processor



Interrupt service routine:

It is the program run by the processor when there is an interrupt from the control unit or device.

It is used to control temperature of boiler.

When there is an interrupt, the processor ~~stop~~ stops the execution of

normal program (normal execution) and
the saves the information in general
registers and control unit and executes
interrupt service routine.

Bus structures:




Fig. single bus structure.

Bus is required to transfer data from one device to another device.

Bus ~~consists~~^{contains} set of lines or wires.

Address lines }
data " } system bus
control "

Address lines are used to transfer address
data " "
control "

data
control

signals.

Input → Unidirectional i.e. given to memory

Output → " " i.e. taken from "

Memory → Bidirectional i.e. read and written

Processor → " " i.e. data is loaded
and taken out of memory.

Multiple buses increases speed of operation
and cost.

Multiple buses → multiple transfer (more information)

→ Processor is fast in operation

Keyboard and printer are slow in

operation.

Buffer:

It is an I/O device used to

compensate the speed of operation b/w

processor and printer and keyboard.

→ Buffer ^{in printer} receives the data transferred
from processor character by character
and prints the data thereby
compensating the diff. in speed
of operation b/w printer and processor

22/6/17

Software:

- Set of instructions is software.
- Compiler is a software which converts high level language to machine language.
- Text editor is also a software which is used for entering and editing the application program.
~~It is also used~~
- Operating system is a type of software

which is used in transferring the information between memory and disk.

It is also used in allocating space in memory and disk for programs and data and handling I/O operations.

Performance:

→ Performance is a quantity used to measure the speed of execution of a program.




fig. Processor cache

→ Information is fetched from memory into processor.

→ When the information is fetched from the main memory by processor, (a copy) it is saved or placed in cache memory so that it can execute quickly when repeated.

(Time taken for fetching the information from Cache memory < Main memory)

Processor clock:

The processor circuits are controlled by a timing signal called as clock.

The action to be performed by executing some instructions is divided into no.of basic steps such that each of basic step is completed within one clock cycle.

→ Clock frequency is of the order

500 MHz - 1.25 GHz.

Basic Performance Equation:

If N no. of machine language instructions
that are to ~~be~~ be executed

S - Average no. of basic steps needed
to execute an ~~execute~~ instruction.

R - clock rate (clock frequency)
Then,

$$T = \text{program execution time} = \frac{N \times S}{R}$$

To reduce T (fast), $N \downarrow$, $S \downarrow$ and $R \uparrow$

Pipelining and superscalar operation:

Pipelining:

It is the process of fetching information
from memory while the present instruction
is being executed.

Advantage: Speed

Super scalar processor:

The processor which contains multiple functional units is called as super scalar processor.

Eg: Add R₁, R₂, R₃

Operands in R₁ and R₂ are added and stored in R₃ (overwritten) and next instruction is fetched (pipelining)
(i.e. R₃ is added and stored in R₃)

In order to increase clock rate (faster), Si technology is used (which is faster i.e. ECL etc)

clock period is also decreased
(clock rate ↑) when the processing done by basic step is reduced.

Instruction set:

CISC and RISC

CISC - Complex Instruction Set Computer

RISC - Reduced Instruction Set Computer.

CISC uses complex instructions

RISC uses simple instructions

(which increases no. of instructions N[↑])

RISC : N[↑] S[↓]

CISC : N[↓] S[↑]

When CISC is combined with pipelining
it gives best performance.

RISC is combined with pipelining
for easier implementation.

Compiler can compile into a fewer
instructions and rearrange to improve
the performance.

23/6/17

Performance Measurement:

SPEC → system Performance evaluation

evaluation corporation

SPEC rating = $\frac{\text{Running time on the reference computer}}{\text{Running time on the computer under test}}$

~~Running~~

Running time on the computer
under test

~~computer~~

It is the comparison of reference computer and computer under test.

(Speed of execution)

Overall SPEC rating = $\left(\prod_{T=1}^n \text{SPEC}_i \right)^{1/n}$

$n \rightarrow$ no. of programs ~~executing~~ executed,
to test the performance

Multiprocessors and Multicomputer

→ If the system contains multiple ~~processors~~ computers
~~computers~~, then it is called

multicomputer.

In multiprocessor system, either they run separate task parallelly or a large task is subdivided into subtasks.

Multicomputer is interconnection of computers.

Data Representation:

Fixed point representation;

Integer Representation

$-14 \rightarrow 10001110$ (sign-magnitude)

$-14 \rightarrow 11110001$ (1's complement)

$-14 \rightarrow 11110010$ (2's complement)

Addition

Arithmetic addition,

$$+6 \rightarrow 00000110 \quad +3 \rightarrow$$

$$+13 \rightarrow 00001101$$

$$+19 \rightarrow \underline{00010011}$$

$$-6 \rightarrow \cancel{00110}$$

+13

$$-6 \rightarrow \cancel{0000}0110$$

1's complement of 0 \rightarrow 1111 0001

2's complement of 0 \rightarrow 1111 1010

$$\begin{array}{r} 13 \rightarrow 0000 \ 1101 \\ 1111 \\ \hline \cancel{0000} \ 0111 \end{array}$$

$$= 7$$

$$+6 \rightarrow 0000 0110$$

1st comp \rightarrow carry generated
 \Rightarrow Add to Lop

$$-13 \rightarrow \cancel{110}$$

NsB = 0 \Rightarrow +ve

$$13 \rightarrow 0000 1101$$

NsB = 1 \Rightarrow -ve

Result = -(1's comp)

1's complement \rightarrow 1111 0010

2nd comp \rightarrow carry generated

2's complement

-neglect

$$\rightarrow 1111 0011$$

NsB = 0 \Rightarrow +ve

$$6 \rightarrow 0000 0110$$

NsB = 1 \Rightarrow -ve

$$\underline{1111 1001}$$

result = -(2's comp)

$$= -(0000 0110)$$

+1

$$= -7$$

$$= -7$$

$$\begin{array}{r}
 -6 \rightarrow 1111 \quad 1010 \\
 -13 \rightarrow 1111 \quad 0011 \\
 \hline
 111101101 \\
 = -(0001 \quad 0010) = -19
 \end{array}$$

Arithmetic subtraction:

$$(\pm A) - (+B) = (\pm A) + (-B)$$

$$(\pm A) - (-B) = (\pm A) + (+B)$$

Above eqns represents ~~subt~~ subtraction
in terms of addition.

$$-6 - (-13) = -6 + 13$$

$$\begin{array}{r}
 13 \rightarrow 0000 \quad 1101 \quad (\text{on } -6 - (-13)) \\
 -6 \rightarrow 1111 \quad 1010 \\
 \hline
 0000 \quad 0111 \\
 = (1111010) \\
 - (11110011) \\
 = 0000011
 \end{array}$$

Overflow

It occurs when two n -digit nos are added and the result has $n+1$ digits.

Eg: When 8-bit register is used, the range of the nos that can be stored is from -128 to 127 .

In general, for n -bit register, the range of the nos that can be stored is

$$-2^{n-1} \text{ to } +\left(2^{n-1}-1\right)$$

$$\begin{array}{r} +70 \\ +80 \\ \hline +150 \end{array}$$

$\begin{array}{r} 01000110 \\ 01010000 \\ \hline 10010110 \end{array}$

150 cannot be represented using 8-bits.
Overflow occurs carry into the

sign bit and carry out of the sign bit are not equal

$$\begin{array}{r}
 -70 \\
 +10 \\
 \hline
 -80 \\
 \hline
 -150
 \end{array}
 \quad
 \begin{array}{r}
 10111010 \\
 10110000 \\
 \hline
 01101010
 \end{array}$$

q's comp \rightarrow carry generated
 \Rightarrow -ve
 result = -(q's comp)

Decimal Fixed-point Representation:

Representation of decimal no's in BCD

is called decimal fixed-point representation.

$$(+375) + (-240)$$

0375 → 0000 0011 0111 0101

9760 → 1001 0111 0110 0000

+ 1001.1010 1.101 0101
1 0110 0110

9 10 13 5
10100001 0011 0101
0110
110 144

~~X110000001 0011 0101~~

long 3 5

Floating Point Representation:-

It contains ~~3~~¹/₂- parts

- 1) Mantissa
 - 2) Exponent

Consider a decimal number

+6132.789

Mantissa

Fraction

Exponent

exponent

+0.6132789 +04

Fractional part is mantissa

$$(0.6132789 \times 10^4 = 6132.789)$$

$m \times r^e$

m - mantissa

r - radix or base

e - exponent.

Consider a binary number

+1001.11

Representing it in 8-bit fraction and
6-bit excess exponent

Fraction

Exponent

01001110

000100

↓

for no.

For decimal, point is represented.

For binary, a is not a

For binary, $m \times 2^e = (0.1001110)_2 \times 2^4$

29/01/17 $\gamma = 2$ in case of binary

29/10/14
Floating point number is said to be
normalised when the most significant
digit of the mantissa is non-zero.

There are 2 standard forms of floating point no. given by

1) ANSI (American National Standard Institute)

2) IEEE (Institute of Electrical and Electronic Engineers)

ANSWER - 32 bit floating point no's in byte format is as given below.

Byte 1 Byte 2 Byte 3 Byte 4

SEEEEEEE MNNNNNNNN MMMMMMMMM MMMMMMMMN

$S \rightarrow$ sign of mantissa

$E =$ exponent bits in 2's complement

M = Mantissa bits.

Eg: 13

1) Represent 13 in 32-bit floating point
ANSI form.

$$32 = 1101$$

$$\textcircled{1} \quad 13 = 1101 = 0.\underbrace{1101}_{\text{Mantissa}} \times 2^{\underbrace{4}_{\text{Exponent}}}$$

$$= 00000100 11010000 00000000 00000000$$

↖ ↓
sign exponent(4)

$$\textcircled{2} -17 = -10001 = -0.10001 \times 2^5$$

ANSI format
+

$$= 10000101 10001000 00000000 00000000$$

\textcircled{3} -0.125 in ANSI format

$$-0.125 = -0.125 \times = -0.001$$

$$= -0.1 \times 2^{-4}$$

$$= 111110 10000000 00000000 00000000$$

$$\begin{array}{r} -2 \rightarrow 0000010 \\ 1111101 \\ \hline +1 \\ \hline 0 \end{array}$$

In -0.001 , MSD of mantissa is not 1.
 So, it is normalised to -0.1×2^{-2} . (represented
 in normalised form).

Error detection codes:

When binary information is transmitted through channel, noise is added and 0 changes to 1 and 1 changes to 0.

Error detection indicates checking whether there is error or not

Error correction is correcting the error in transmission.

Even parity contains even no. of 1's
 Odd " " odd " "

Error detection codes

Parity bit generation

Message	P(odd)	P(even)
xyz		0
000	1	1
001	0	1
010	0	0
011	1	1
100	0	1
101	1	0
110	1	0

Source

destination




Fig. Error detection with odd parity bit

Output = 0 indicates no errors and r/p contains odd no. of 1's

Output = 1 indicates error and r/p contains even no. of 1's

30/6/12

Number Systems:

Convert the following binary number to decimal

$$D(101110)_2$$

Sol: $2 + 4 + 8 + 32 = 46$

② Convert the following nos. with the indicated bases to decimal.

a) $(2121)_3$

$$= 1 + 6 + 9 + 54 + 81$$

$$= (151)_{10}$$

b) $(4310)_5$

$$= 5 + 75 + 500$$

$$= (580)_{10}$$

c)

③ Convert the following decimal no. to binary

$$(873)_{10}$$

Sol:

$$\begin{array}{r} 673 \\ \hline 2 | 336-1 \\ \hline 2 | 168-0 \\ \hline 2 | 84-0 \\ \hline 2 | 42-0 \\ \hline 2 | 21-0 \\ \hline 2 | 10-1 \\ \hline 2 | 5-0 \\ \hline 2 | 2-1 \\ \hline & 1-0 \end{array}$$

(or)

$$\begin{array}{r} 673 \\ \hline 16 | 42-1 \\ \hline 16 | 2-0 \end{array}$$

$$= (2A1)_{16}$$

$$= (01010100001)_2$$

$$= (10101000001)_2$$

④ Convert the following decimal no's to the bases indicated.

a) $(1562)_{10} = (?)_8$

~~Sol:~~ $(1562)_{10} = (111101110,010)_8$

$$\begin{array}{r} 8 \longdiv{1562} \\ 8 \quad \boxed{945-2} \\ 8 \quad \boxed{118-1} \\ 8 \quad \boxed{14-6} \\ \hline & 1-6 \end{array}$$

$$= (1581)_8$$

b) $(1938)_{10} = (?)_{16}$

$$\begin{array}{r} 16 \longdiv{1938} \\ 16 \quad \boxed{121-2} \\ \hline & 7-9 \end{array}$$

$$= (792)_{16}$$

c) ⑤ convert the hexadecimal number

$(F3A7C2)_{16}$ to binary and octal.

solt $(F3A7C2)_{16} = (111\ 0011\ 1010\ 0111\ 1100\ 0010)_2$

 $= (74723702)_8$

- ⑥ Show the value of all bits of a 12-bit register that holds the no. equivalent to decimal (215) in
- binary
 - binary coded octal
 - binary coded hexadecimal
 - binary coded decimal.

solt a) $(215)_{10}$

2	215
2	107 -1
2	53 -1
2	26 -1
2	13 -0
2	6 -1
2	3 -0
	1 -1

$= (11010111)_2 = (0000\ 1101\ 0111)_2$

$$D) (215)_{10} = (\quad)_8$$

$$= (0000 \ 1101 \ 0111)_2 = (0327)_8$$

$$= (\cancel{010} \ \cancel{001} \ \cancel{111})_8$$

$$= (\cancel{000} \ \cancel{010} \ \cancel{001} \ \cancel{111})_8$$

$$c) (215)_{10} = (\quad)_{16}$$

$$= (\cancel{0010} \ \cancel{0001} \ \cancel{0111})$$

$$= (0000 \ 1101 \ 0111)$$

$$= (0D7)_{16}$$

$$d) (215)_{10} = (0010 \ 0001 \ 0111).$$

⑦ Obtain the 9's complement of the following 8-digit decimal number.

$$a) 12349876$$

Sol: 9's complement of
 $(12349876) = (8\cancel{7}650123)$

⑧ Obtain the 10's complement of the following 6-digit decimal number

$$123900$$

~~Q's complement~~

$$\text{Ans of } (123900) = (876099) + 1$$

$$10^{\text{'s complement}} = (898100)$$

~~311111~~

Microoperations:


→ They are defined as ~~as~~ the operations performed on data stored in registers.

They are: Arithmetic, logical and ~~all~~ data transfer operations.

Register transfer language:

The symbolic notation used to describe the microoperations is called register transfer language.

Register transfer:



c) Nonlinearity

of

c) Numbering
of bits

d) Divided into two parts

fig. Block diagram of register

Register is a set of flip-flops

$R_2 \rightarrow$ is 16 bit register (0-15)

p → program counter
d) → represents that 16 bit register is divided into two parts i.e. higher order bit (15-8) and lower order bit (0-7)

Eg: $R_2 \leftarrow R_1$

~~Symbolic~~ of notation of transferring ~~inform~~ content of R_1 to R_2

- Condition

Ex: If (P_1) then ($R_2 \leftarrow R_1$)

p is called as control signal.
above eqn can also be written as

p: $R_2 \leftarrow R_1$

micro operation

p: $R_2 \leftarrow R_1 \rightarrow$ control opera function.

The above control function can also

represented using block diagram.


Here n - no. of bits transferred from R1 to R2

→ the control circuit enables


load and

transfer of

information



a) Block diagram



b) Timing diagram

takes place at the time half of the

clock signal

and

If $p=1$ load signal is enabled at $t+tl$
transfer takes place
(immediately after t but not at t)

Ex: T: $R2 \leftarrow R1, R1 \leftarrow R2$

This control function consists of 2 microoperations

Bus and Memory transfers

Bus is required to transfer data from one register to other register.


(i.e. o/p of one register is connected to another)

Output of source register " " " common

o/p of destination " using common bus.

→ These buses can be implemented using multiplexers, three state buffers.

Bus using Multiplexers:



4 line common bus → transmits 4 bits

4 bit registers → 4 bits (i.e. 4 flip-flops)

~~O/p of single common bus~~

O/p of multiplexer is connected to

common bus lines.

If $S_1 = 0$, $S_0 = 0$, Register A is selected

$S_1 = 0$, $S_0 = 1$ " B "

$S_1 = 1$, $S_0 = 0$ " C "

$S_1 = 1$, $S_0 = 1$ " D "

↑
4
line
common
bus

5/4/17

Bus using three state buffers!

To transfer information from register C

to register R1, information is transferred

from C to bus and it is "

from bus to register R1

BUS \leftarrow C, R1 \leftarrow BUS (or)

\Rightarrow R1 \leftarrow C

Three state Bus Buffers!




Fig. Graphic symbol for three state buffer


- (i) When control I/p is 1, I/p will be transferred to O/p a) $I/p = 0$, b) $I/p = 1$
- (ii) When control I/p is 0, it is in high impedance state and O/p is disconnected.
 \therefore It has 3 states.

(i) $C=1, I/p=0, O/p=0$

(ii) $C=1, I/p=1, O/p=1$

(iii) $C=0, I/p=X, O/p=0$ or disconnected

Only one register can use the bus at a given point of time.



O/p's of decoder acts as control i/p's to buffer

when $EN=0$, all the o/p's of decoder are disabled

when $EN=1$, $S_1=S_0=0$, buffer corresponding to A_0 will be activated and others are disabled.

Similarly, there are buffers for A_1, B_1, C_1, D_1 ,

$-A_2, B_2, C_2, D_2$ and $-A_3, B_3, C_3, D_3$ for 4-bit

register.

when $EN=1, S_0=0, S_1=1$, buffer corresponding to B_0 will be activated

$S_0=1, S_1=0$, C_0 will be activated

$S_0=1, S_1=1$, buffer corresponding

- It will be selected
- Then it has register, a buffer and registers
- → 1. Here no. of registers, no.
 - 2. selection bits are required.
 - 3. 2. No. of address
 - 4. For 3rd register, and denotes to modified
 - 5. No. of bus lines depends on the no. of bits.
 - 6. No. of selection bits i.e. decoder depends on the no. of registers.

Memory Transfer

- Read : DR ← M[AR] → ①
- Address Register contains the address of the memory location to be accessed. Data Register contains the data that is to be read from the memory or to be written in to the memory.

① indicates that the data is read from the memory into data register.

$M[\underline{AR}] \rightarrow$ Memory was selected by the address in AR which is transmitted to DR

① indicates memory read operation.

$\rightarrow M[\underline{AR}] \leftarrow R_1$: writing the data from the register in to the memory is Memory write operation.

It indicates the data transfer from register R_1 to memory which is write operation.

Arithmetic Microoperations

Microoperations: operations performed on data stored in registers.

Basic Arithmetic Operations

$\rightarrow R_3 \leftarrow R_1 + R_2$

content of R_1 and R_2 is transferred to R_3 .

$\rightarrow R_3 \leftarrow R_1 - R_2$

content of $R_1 - R_2$ is transferred to R_3 .

$\rightarrow R_3 \leftarrow \bar{R}_2$

(1's complement)

\bar{R}_2 indicates complementary content of R_2

* $R_3 \leftarrow \overline{R_2} + 1$

$\overline{R_2} + 1$ is 2's complement of content of R_2 is transferred to R_3 .



2's complement = negation operation ($-R_2$)

Ex: $R_1 + \overline{R_2} + 1$ indicates $R_1 - R_2$

* $R_3 \leftarrow R_1 + \overline{R_2} + 1$

$$R_1 + \underbrace{\overline{R_2} + 1}_{\text{2's complement of } R_2} = R_1 - R_2$$

2's complement
of R_2

* $R_1 \leftarrow R_1 + 1$

Incrementing the content of R_1 by 1

* $R_1 \leftarrow R_1 - 1$

~~decrement~~
decrement the content of R_1 by 1

Binary Adder:

FA - Full Adder

C_0 - input carry

$C_4 \rightarrow O/P$ carry




Fig. 4-bit binary adder.

It is used to add two 4-bit numbers

(Full adder - 3 bits along with carry

Half adder - 2 bits only)

Binary Adder-Subtractor:




Fig. 4-bit adder-subtractor.

If $M=0$, Input carry $c_0=0$ and the

o/p of first full adder = $A_0 + B_0$

Sumary o/p from all full adder = $A + B$

∴ It acts like adder

(ii) when $M=1, S_0=1$

of the output is $\cancel{A-B} A+\bar{B}+1 = \cancel{A-B}$

(iii) $A-B$ for unsigned no's when $A \geq B$

and 2's complement of $B-A$ if $A < B$

(\because -ve no = 2's complement of +ve)

b) For signed numbers at Q3 $A-B$ when there

is no overflow

Binary Incrementer:




fig. 4-bit binary incrementer

$$Q = A+1$$

Half adder is used

As only 2-bits are added ($\because A+1$),

Half adder is used

7/7/14

① Perform the subtraction with the following unsigned decimal no's by taking the 10's complement of the subtrahend.

a) $5250 - 1321$

~~52~~ 9's

$$1321 \rightarrow 8678$$

$$10's \ u \rightarrow 8679$$

$$\begin{array}{r} 5250 \\ + 8679 \\ \hline 3929 \end{array}$$

$$= 3929$$

b) ~~521~~

b) $1753 - 8640$

$$8640$$

$$9's \ complement \rightarrow \overline{1359}$$

$$10's \ complement \rightarrow \overline{1360}$$

$$1753$$

$$\begin{array}{r} 1360 \\ \hline 3113 \end{array}$$

$$10's \ complement \text{ of } 3113 = -6887$$

$$3113 = -6887$$

c) $20 - 100$

$$\underline{020 \rightarrow 80}$$

$$-100 \rightarrow \begin{matrix} q's \\ 80 \\ +1 \end{matrix}$$

$$\begin{matrix} 10's & \rightarrow 900 \\ & + 20 \\ \hline & 920 \end{matrix}$$

$$= -\underline{f_0}:$$

$$= -\left(\begin{matrix} 079 \\ +1 \end{matrix} \right)$$

$$= -80$$

d) $1200 - 250$

$$\underline{250 \rightarrow \begin{matrix} q's \\ 749 \\ +1 \end{matrix}}$$

$$10^3 \rightarrow 750$$

$$\begin{array}{r} 1200 \\ \hline \underline{250} \end{array}$$

$$= -\underline{(80)}$$

$$= 950$$

② Perform the subtraction of the following
unsigned no's by taking the 1's complement
of the subtrahend.

$$\textcircled{2} \quad 11010 - 10000$$

Sols: 11010

1's complement of 10000 = 01111

$$\begin{array}{r} & 01111 \\ & + 11010 \\ \hline & 10000 \end{array}$$

$$\begin{array}{r} 11010 \\ 10000 \\ \hline 01010 \end{array}$$

$$= 01010$$

$$\textcircled{3} \quad 100 - 110000$$

1's complement of 110000 = 001111

2's complement of 110000 = 110000

$$\begin{array}{r} & 110000 \\ & + 001111 \\ \hline & 111111 \end{array}$$

~~111111~~

$$\begin{array}{r} 010000 \\ + 100 \\ \hline 010100 \end{array}$$

~~(= -101011, carrying)~~

(C) ~~-42 and +~~

③ Perform the arithmetic operations in
binary using 2's complement representation,
using 7-bit

a) $(+42) + (-13)$

Sol:

$$42 \rightarrow 0101010$$

$$13 \rightarrow 0001101$$

$$1\text{'s complement of } 13 \rightarrow 1110010$$

$$2\text{'s complement of } 13 \rightarrow 1110011$$

$$\begin{array}{r} 0101010 \\ 1 \\ \hline 1001101 \end{array}$$

$$= 0011101$$

④ Rep. Perform the following arithmetic
operations using signed 10's complement
representation for -ve no's

a) $(-638) + (+785)$

Soln (-638) + 185

9's complement of 638 = 361

$$10's \quad u \quad u \quad u = 362$$

$$\begin{array}{r} 185 \\ \hline \cancel{2}147 \end{array}$$

$$= 147$$

b) $(-638) - (+185)$

9's complement of 638 = 9361

$$10's \quad u \quad u \quad u = 9362$$

$$9's \quad u \quad u \quad u \quad 185 = 814$$

$$\cancel{10's} \quad u \quad u$$

$$9's \quad u \quad u \quad u \quad 185 = 9814$$

$$10's \quad u \quad u \quad u \quad 185 = 9815$$

$$\begin{array}{r} + 9362 \\ \hline \cancel{18177} \end{array}$$

$$9's = -0822$$

$$10's = -823$$

5) Represent the no. $(46.5)_{10}$ in

floating point binary no. with 24 bits.

The normalized fraction mantissa has 16 bits
and the exponent has 8-bits.

Sol: $(46.5)_{10}$

$$(46)_{10} = 101110$$

$$(0.5)_{10} = 0.5 \times 10^0 = 0.1$$

$$46.5 = 1.01110 \cdot 1$$

$$= 0.1011101 \times 2^6$$

01011101 00000000

16-bit mantissa

00000110

↓ 8-bit exponent (+6)
sign of mantissa

7/7/17

Arithmetic circuit:

→ A single circuit that performs several arithmetic operations on registers.




Fig. 4-bit arithmetic circuit

Arithmetic Circuit Function Table

<u>Select</u> $S_1, S_0 \text{ & } p$	I_p	$D = ?$ $D = A + Y + f(p)$	<u>Microoperations</u>
0 0 0	B	$D = A + B$	Add
0 0 1	B	$D = A - B + 1$	Add with c
0 1 0	\bar{B}	$D = A + \bar{B}$	Subtract w/ borrow
0 1 1	\bar{B}	$D = A + \bar{B} + 1$	Subtract
1 0 0	0	$D = A$	Transfer
1 0 1	0	$D = A + 1$	Increment 1
1 1 0	All 1's	$D = A - 1 + 0$	Decrement A
1 1 1	All 1's	$D = A - 1 + 1 = A$	Transfer A

$$\begin{array}{r}
 000 \\
 1110 \\
 \hline
 1111
 \end{array}$$

Logic Microoperations:

$P: R_1 \leftarrow R_1 \oplus R_2$

$P \rightarrow$ control signal

$R_1 \oplus R_2$ is transferred to R_1 if $P=1$

$Q: R_1 \leftarrow R_2 + R_3, R_4 \leftarrow R_5 \vee R_6$

Addition

logical OR

'+' in control function indicates 'OR'

'+' in microoperation indicates Addition

List of logic Microoperations:

Truth tables for 16 functions of two variables.


F_{15}	-	-	-	-
F_{14}	-	-	-	0
F_{13}	+	-	0	-
F_{12}	+	-	0	0
F_{11}	+	0	-	-
F_{10}	+	0	-	0
F_9	-	0	0	-
F_8	-	0	0	0
F_7	0	-	-	-
F_6	0	-	-	0
F_5	0	-	0	-
F_4	0	-	0	0
F_3	0	0	-	-
F_2	0	0	-	0
F_1	0	0	0	-
F_0	0	0	0	0
\oplus	0	-	0	-
x	0	0	-	-

Truth Table

Syntex Logic & Microoperations

Boolean function	Microoperation	Name
$F_0 = 0$	$F \leftarrow 0$	Clear
$F_1 = xy$	$F \leftarrow A \wedge B$	AND
$F_2 = x\bar{y}$	$F \leftarrow A \wedge \bar{B}$	
$F_3 = \bar{x}$	$F \leftarrow \bar{A}$	Transfer
$F_4 = \bar{x}y$	$F_3 \leftarrow \bar{A} \wedge B$	
$F_5 = y$	$F \leftarrow B$	Transfer B
$F_6 = x \oplus y$	$F \leftarrow A \oplus B$	Exclusive OR Ex-OR
$F_7 = \bar{x} \oplus y$	$F \leftarrow A \oplus \bar{B}$	OR
$F_8 = (\bar{x} + y)'$	$F \leftarrow \bar{A} \oplus \bar{B}$	NOR
$F_9 = (\bar{x} \oplus y)'$	$F \leftarrow \bar{A} \oplus \bar{\bar{B}}$	Exclusive NOR
$F_{10} = \bar{y}$	$F \leftarrow \bar{B}$	Complement B
$F_{11} = \bar{x} \oplus \bar{y}$	$F \leftarrow A \oplus \bar{B}$	
$F_{12} = \bar{x}$	$F \leftarrow \bar{A}$	Complement A
$F_{13} = \bar{x} + y$	$F \leftarrow \bar{A} \oplus B$	
$F_{14} = (xy)'$	$F \leftarrow \bar{A} \oplus \bar{B}$	NAND
$F_{15} = 1$	$F \leftarrow \text{all } 1's$	set to all 1's

Logic Microoperations



a) logic diagram

fig. one stage of logic diagram.

S ₁	S ₀	Output	operation
0	0	E = A \wedge B	AND
0	1	E = A \vee B	OR
1	0	E = A \oplus B	XOR
1	1	E = \bar{A}	complement

It is the circuit used to perform logic operations. Other logic operations

can be derived from these 4 operations

- The above circuit is one stage of log diagram.

Similarly, for 4-bit registers, 4 MUX's are required

Logic

Logic microoperations can be used to manipulate bits in register.

Selective set: set the selective bits in a register. (should be made 1's)

Setting \rightarrow making 1

Clearing \rightarrow making 0

Ex:

1010 A before

1100 B (logic operand)

To set the first 2 bits of register A, corresponding bits of register B should be 1 and OR operation should be performed

1010 + before
1100 B (logic operand)
OR 1110 + after.

Selective complement:

complementing the selective bits of a register.

Ex: 1010 + before
1100 B (logic operand)
and 0110 + after.

AND operation is used for selective complement

Selective clear

Making the selective bits of a register.

Ex: 1010 + before
1100 B (logic operand)
~~ANB~~ 0010 A after

Mask

\Rightarrow is used to selective clear bit
the bits in B corresponding to the selective
bits in register A should be '0' while
selective clear.

$$\begin{array}{r} \text{Ex: } 1010 \quad A \text{ before} \\ 1100 \quad B(\text{logic operand}) \\ \hline \end{array}$$

AND 1000 A after masking

Inserts:

~~It is used in~~

- Insert operation is used insert some new bits into the register.
- To insert bits, first mask operation is performed on the bits and then OR operation is performed

$$\begin{array}{r} \text{Ex: } \underbrace{0110}_{1001} \quad 1010 \quad A \text{ before} \\ \hline 0000 \quad 1010 \quad B(\text{mask}) \\ \hline 0000 \quad 1010 \quad A \text{ after masking} \end{array}$$

$$\begin{array}{r} 0000 \quad 1010 \quad A \text{ before} \\ 1001 \quad 0000 \quad B(\text{insert}) \\ \hline 1001 \quad 1010 \quad A \text{ after insertion} \end{array}$$

Clears:

- Clear operation is used to check whether the content of the two registers are equal or not

Ex:

$$\begin{array}{r} 1010 \quad A \\ 1010 \quad B \\ \hline \text{EX-OR} \quad 0000 \quad A \leftarrow A \oplus B \end{array}$$

Ex-OR operation is used for clear operation.

Result = 0 000 indicates the content of 2

registers ~~are~~^{PS} equal

Shift Microoperations:

Content of register can be shifted left or right

in shift left operation or shift right operation.

→ The serial I/P in shift left operation will be transferring the bit into right most position.

→ The serial input in shift right operation will be transferring the bit into left most position.

1) Logical shift


2) Circular shift

3) Arithmetic shift

1) Logical shift:

It will be transferring '0' to the serial o/p
to the serial i/p


- 1) Shift left - '0' will be inserted at LSB and then shifted
- 2) Shift right - '0' will be inserted at MSB and then shifted.
- 3) ~~Logic shift & right~~



2) Circular shift:

The serial o/p of shift register is connected to the serial i/p of shift register.


Eg: 1)



circular
shift left

MSB bit is transferred to LSB

2)




so circular shift right operation LAB 7c
translated to M&M


Arithmetic shift:

Used to shift the signed binary numbers to left or right

(*) Arithmetic shift right



(*) Arithmetic shift left:




After shift left operation, if the sign changes \Rightarrow overflow has occurred

$$V_s = R_{n-1} \oplus R_{n-2}$$

$$V_s = 0 \Rightarrow \text{if } R_{n-1} = R_{n-2}$$

Part 1 If $V_s = 0$, there is no overflow.
4-bit combinational circuit shifter:



serial o/p (I_L)

Fig. 4 bit ~~configuration~~ combinational circuit

shifter. (for both logical and arithmetic shift)

$I_R \rightarrow$ serial i/p for shift right

$I_L \rightarrow$ u u u u left

Function-table

<u>Select</u>	<u>Output</u>			
S	H ₀	H ₁	H ₂	H ₃

0 I_R A₀ A₁ A₂

1 A₁ A₂ A₃ I_R

The values of I_R depends on operation (logic or arithmetic)

Actual I_R is A₀ A₁ A₂ A₃. S is shifted

to right/left depending on 'S'.

Symbolic designations of shift microoperations:

* R ← shLR

It indicates ~~shift too~~ shift left ~~right~~
register (logical shift left)

* R ← shR

shift right register R → indicates logical
shift right

* R ← clLR

clL indicates circular shift left register

* R ← clR

clR indicates circular shift right register
'R'

$* R \leftarrow \text{ashl } R$

ashl \rightarrow arithmetic shift left register R

$* R \leftarrow \text{ashr } R$

ashr \rightarrow arithmetic shift right register R

Arithmetic Logic Shift Unit.




Fig. One stage of arithmetic logic
shift circuit

14 bit

It performs 14 operations

- 4 logical
- 6 Arithmetic
- 2 shift

(7 distinct arithmetic operations)

Function Table for Arithmetic logic shift unit:

S_3	S_2	S_1	S_0	C_{in}	operation	function
0	0	0	0	0	$F = A$	Transfer A
0	0	0	0	1	$F = A + 1$	Increment A
0	0	0	1	0	$F = A + B$	Addition
0	0	0	1	1	$F = A + B + 1$	Add with carry
0	0	1	0	0	$F = A \overline{+} B$	Subtract with borrow
0	0	1	0	1	$F = A \overline{+} B + 1$	Subtraction
0	0	1	1	0	$F = A - 1$	Decrement 1
0	0	1	1	1	$F = A$	Transfer $\neg A$
0	1	0	0	0	$F = A \cap B$	AND
0	1	0	1	X	$F = A \vee B$	OR
0	1	1	0	X	$F = A \oplus B$	XOR
0	1	1	1	X	$F = \overline{A}$	Complement A
1	0	X	X	X	Shift F & shr A	Shift right into A
1	1	X	X	X	$F = shl A$	Shift left into F
						Set F

s_3, s_2 defines the kind of operation
(logic or arithmetic or shift)

s_3, s_0, c_n defines operation

- ① A 8-bit register contains the binary value 10011100. What is the register value after arithmetic shift right?

Starting from the initial number, 10011100, determine the register value after an arithmetic shift left. and state whether there is an overflow.

Sol:

+1000

10011100

Arithmetic shift right

1100 1110
128 64 32 16 8 4 2

-206

10011100
R = 10011100

00111000
 $\begin{array}{r} 32 \\ 10 \\ \hline 8 \end{array}$

= 56

Over flow (i.e. MSB changed)
occurs

- ② Starting from an initial value of
 $R = 11011101$, determine the sequence of
binary values in 'R' after a logical
shift left followed by a circular shift
right, followed by a logical shift right
and a circular shift left.

solt R = 11011101

logical shift left = 10111010

circular shift right = 01011101

logical shift right = 00101110

circular shift left = 0101100

③ Register A holds the start binary
11011001. Determine the B operand
and the logic microoperation to be
performed in order to change the value
in A to a) 01101001 b) 11111101

~~11011001~~

~~01111~~

~~11011001~~
~~0111101~~

~~11011001~~
~~10100101~~

~~11011001~~
~~01101101~~ (Complemented)

A 11011001

B $\frac{10110100}{01101101}$

* Error

11011001
01101101

Set operation or complement operation

~~EX-OR~~ (OR)

~~(OR)~~ (~~OR~~)

$$\begin{array}{r} A \quad 11011001 \\ B \quad 00100100 \\ \hline \text{OR} \quad 11111101 \end{array}$$

or

$$\begin{array}{r} A - 11011001 \\ B - 00100100 \\ \hline \text{EX-OR} 11111101 \end{array}$$