

16/3/18

① What happens when Gate = 1 in TMOD Register. (8051)

Mode control Register: (TMOD), (SFR address-89H)

The mode control register TMOD of 8051 allows gating control over the timers, selects each timer for either timer or counter operation and sets one of the four modes of operation of the timers or counters. The

D7	D6	D5	D4	D3	D2	D1	D0
Gate1	C/T <sub>1</sub>	M1	M0	Gate0	C/T <sub>0</sub>	M1	M0
Timer/counter1				Timer/counter0			

Fig Bit definitions of 8051 TMOD Register.

The upper nibble of the TMOD Register is used for programming Timer1 configuration while the lower nibble is used for programming Timer0 configuration.

If a Gate bit is '1' the respective timer or counter will have the Gate function activated.  $\overline{INT0}$  will act as input for Timer/counter0 while  $\overline{INT1}$  will act as gate input for Timer/counter1. If the gate bit is '1', the respective timer or counter will count up only if the  $\overline{INT0}$  or  $\overline{INT1}$


(for  $T_0$  or  $T_1$ ) is high. If INT pin goes high low the counting will be withheld till the  $\overline{\text{INT}}$  pin goes high. The hardware way of starting and stopping the timer by an external source is achieved by making  $\text{GATE} = 1$  in the TMODE Register.

## ② Operation Command Words (in 8259) (OCW1, 2 & 3)

Once 8259A is initialised using the ~~previously discussed~~ command words for initialisation, it is ready for its normal function i.e. for accepting the interrupts but 8259A has its own ways of handling the received interrupts called as modes of operation. These modes of operation can be selected by programming i.e. writing three internal registers called as operation command word registers. The data written into them (bit pattern) is called as operation command words. In these operation command words OCW1, OCW2, OCW3, every bit corresponds to some operational feature of the mode selected, except for the few bits those are either '1' or zero.

In OCW2, the three bits,  $IF_2$ ,  $R$ ,  $SL$  and  $EOI$  control the end of interrupt, the rotate mode and their combinations as shown in fig(b). The three bits  $L_2$ ,  $L_1$  and  $L_0$

In OCW2 determine the interrupt level to be selected for operation, If the SL bit is active, i.e. '1'. The details of OCW2 are shown in Fig. 6.18(b)



\* In this mode L0-L2 are used.

Fig. 6.18. (b)

In operation command word 3 (OCW3), <sup>of</sup> the ESMM bit i.e. Enable Special Mask mode bit is set to '1', the SMMA bit is enabled to select or mask the special mask mode. When ESMM bit is '0', the SMMA bit is neglected. If the SMMA bit, i.e. Special Mask Mode bit is '1', the 8259A will enter special mask mode provided ESMM = 1. If ESMM = 1 and SMMA = 0, the 8259A will return to

the normal mask mode. The details of bits of oem3 are given in Fig. 6.18(c) along with their bit definitions.

