

* Connections between the processor and the memory *
 Registers → to hold operands.

* MAR → memory address register, Contains the address of memory location which has to be accessed

* MDR → memory data register, Contains the data written in to the memory or the data that should read from the memory.

* PC → Program Counter, Contains address of next memory that has to be executed.

* IR → Instruction register, Contains instruction that should be executed. currently.

* CU → Same definition.

* ALU → Same definition

* Address should be transferred from MAR to memory & uni-directional.


* → *MAR, MDR, PC, IR are Specialised register

* The program that is Executed by the processor, when there is a interrupt from IO device is called Interrupt - Service - Routine (ISR)

* At this time, it stops the present program of Normal programs and saves the data to the memory & responds to the ~~later~~ interrupt of (from registers). request of IO device.

* After Completion of ISR it will go to Normal Program Execution.

* Bus Structures:



* Bus is used for communication between the device.

* It controls the data transfer.

* transfer of data between the device and the processor.

* we can use all the devices connected to the bus.

* Speed of data transfer is high.

* But it is expensive.

* IO devices are connected to the bus.

* Data transfer is fast.

* As the number of devices increases, the speed of data transfer decreases.

* Bus structure is used in many systems.

* when the number of devices is small, the bus structure is preferred.

{ Processor transfers the data to Buffer register by Character by character }

* 22/06/17 *

* Software :->

→ * Compiler Converts high level language to machine level language.

→ * Text Editor is used for entering & editing the application programs.

→ * O.S performs several functions like transferring data between memory & disk

* it allocates space in memory & disk for programs & data

* it is used for handling IO operations

* Performance :->

* Time taken to fetch the data from main memory is ^{more} ↑ when

Compared to the time taken by the processor to fetch from cache memory.

* Data which is used to do repeatedly they are fetched from Cache memory by processor.

* Processor clock :->

* Processor circuits are controlled by a timing signal called Clock

* The action that to be performed using some instructions are divided into number of basic steps.

* Such that Each basic step will have to be completed by / within one clock cycle.

* Clock freq is of the order of 500MHz - 1.25 GHz.

* Basic performance Equations :->

* $N \rightarrow$ no of machine language instructions that are to be executed.

* $S \rightarrow$ avg no. of basic steps needed to execute an instruction.

* $R \rightarrow$ clock rate or clock frequency.

* $T \rightarrow$ program execution time

$$T = \frac{N \times S}{R}$$

* " R " should be high for to have " T " small/less.

* Pipelining & superscalar operation; \rightarrow

* Fetching the next instruction by processor while the present instruction is being executed is called Pipelining.

* Processor contains multiple functional units that is called as superscalar processor.

* Add R_1, R_2, R_3

Operands present in R_1 & R_2 are given to i/p of ALU & stored in R_3 .

If the next instruction is also to add, then those operands will be transferred to i/p of ALU while the result is being stored in " R_3 " (Pipelining).

Clock rate \rightarrow / Clock frequency

* Increasing clock rate ~~by~~ increases speed.

* In order to increase the clock rate, we have to use high technology IC.

* If the processing done by basic step decreases then clock rate increases i.e. clock period decreases.

* Instruction Set \rightarrow

* CISC & RISC \rightarrow Reduced ISC (uses simple instructions)
 \downarrow
 \rightarrow Complex Instruction set Computers (complex instructions)

\rightarrow * No. of instructions for RISC will be more. i.e., N is more $\Rightarrow S$ is less
* No. of instructions for CISC will be less i.e., N is less $\Rightarrow S$ is more.

\rightarrow * CISC is combined with pipelining it gives the best performance.

* RISC Combined with pipelining is easier to implement.

* Compiler \rightarrow

* It converts high to machine level language

* It can compile into a fewer instructions.

\therefore speed will be more

* it can rearrange the instructions to improve the performance

* Performance measurement :-


$$\text{SPEC rating} = \frac{\text{Running time on the Reference Computer}}{\text{Running time on the Computer under test}}$$

System Spectrum Evolution Co-operation.

Overall Spectrum Spec rating is given by

$$\text{SPEC rating} = \left(\prod_{i=1}^n \text{SPEC}_i \right)^{1/n}$$

$n \rightarrow$ no of programs that are Run



* Error detection with odd parity bit.

* 29/06/17 *

* Problems *

* I) Convert the following binary numbers to decimal number.

* 1) $(101110)_2$

* 2) $(46)_{10}$

* II) Convert the following numbers with indicated bases to decimal