


— INT1 ——— Low Priority.

→ 8259 — PIC (Priority Interrupt Controller).

(8-64) I/O devices

5/8/18

8259 PIC: (Priority Interrupt Controller)



→ IRR, ISR, PR, IMR are 8-bit registers.

→ IRR gives interrupt request level which requests the service.

if i/p is connected to IRO, IRI & 0/p to IR7,

then

IR7	6	5	4	3	2	1	0
1	0	0	0	0	0	1	1

→ PR - if one I/O device requests the service, PR is not used.

- if more than one I/O devices requests the service, PR decides which has the highest priority.


→ ISR - It gives the level which is currently being serviced by 8086.

if 1000 0000 \Rightarrow IR7 is currently served by the 8086

~~0000 0000~~
→ only one bit is '1' at a time


→ IMR - To mask the particular IR level

two command lines



→ IMR is programmed in OCW - operational command word

After setting the priority, IR (request) is sent to 8086 from 8259 through INT .
then 8086 sends \overline{INTA} (acknowledge) to 8259



→ Data bus buffer → Sends data b/w 8086 & 8259

& also used to check the status of 8086.

→ Read/Write logic → $\overline{CS} = 0$.

→ Cascade buffer / comparator → 3 I/O Cascade lines $CAS0, CAS1, CAS2$

$\overline{SP} / \overline{EN} = \text{Active low}$

$\overline{SP} = 0 \Rightarrow$ slave mode is enabled.
(single mode)

$\overline{EN} = 0 \Rightarrow$ 8259 is operated in Master mode.
(Cascade mode)

→ 8259 is interrupted with 8086 from 8 devices

During I (1st clk cycle):
→ when it is servicing, particular ISR bit is '1'

& Corresponding IRR bit is '0'.

During II clk cycle:

→ it gives the type of interrupt in 8086.

→ Default; $IR0$ — high priority & $IR7$ — low priority.

Modes for Priority:


1. Fully Nested mode (or) Default mode:

IR0 - high priority
 ⋮
 IR7 - low priority

2. Specific Rotation mode:

Any one of the IR level can be specified for assigning the low priority. Hence, the priorities of other IR levels get fixed in cyclic order.

Ex: If low priority is assigned to IR2, other priorities are as shown below (i.e., cyclic order).



3. Automatic Rotation mode:

If IR4 → low priority
 IR3
 IR2
 IR1
 IR0
 IR7
 IR6
 IR5 → high priority.

4. Special Fully Nested Master mode

8086 ← 8259 - Master

each Slave have
 Here, IR

Ex:

7/2/18

8259 PIC:

→ End of Interrupt

1. Non-Specific EOI

it will reset of ISR.

2. Specific EOI


level can be
 this command specify the

3. Automatic

8259 will

special Fully Nested mode (default mode):

Master mode



each Slave have again 8 IR levels.

Here; IR0 - H.P (high priority)
IR7 - L.P (low priority)

Ex: Slaves
IR1 ← IR3 (I priority)
IR1 ← IR6 (II ")
IR3 ← IR0 (III ")
IR7 ← IR4 (IV ")

11/18

8259 PIC:

→ End of Interrupt (EOI) Command: EOI resets the set bit in ISR after the interrupt is served.


1. Non-Specific EOI: when 8259 receives this command it will reset the high priority IR level set bit of ISR.

2. Specific EOI: 8259 have 8 IR levels, each IR level can be specified by 3-bit address. when this command is given to 8259, it will specify the specified IR level of ISR.

3. Automatic EOI: In response to first \overline{INTA} pulse 8259 will set the corresponding IR level of ISR.

and in response to 2nd \overline{INTA} pulse, 8259 will reset the corresponding set bit of ISR by giving this command.

8259 Interfacing to 8086:



Command words: (Cw) (7)

Initialization Command words

(ICW) (4)

ICW1

2

3

4

Operational Command words

(OCW) (3)

OCW1


2

3

8259 will
using this

2 to 4 ICW are written (required) to initialize 8259 (i.e. to act as i/p & o/p)

ICW1:




if ICW4 is required $\rightarrow 1$
not " $\rightarrow 0$.


SNGL - single mode $\rightarrow 1$ (only 1 8259 as slave mode)
cascade mode $\rightarrow 0$ (master mode)

LTM - level Triggered $\rightarrow 1$
edge " $\rightarrow 0$


ICW2:



Interrupt Vector Address.




slave



Identification number.
of slaves

Master




SL0 $\rightarrow 1 \rightarrow$ slave 0 is connected
 $\rightarrow 0 \rightarrow$ " " not "
 \Rightarrow SLn $\rightarrow 1 \rightarrow$ slave, n is connected
 $\rightarrow 0 \rightarrow$ slave n is not connected.

if all bits are '1', all slaves are connected

command word
(3)



8086

ICW4:




→ if 8257 is operated in cascade (master) mode, AEOI is required.

Flow chart:



OCW1:

IT is programmed to mask the particular IR level



$M_7 \rightarrow 1 \rightarrow \text{IR}_7$ is masked

$0 \rightarrow \text{IR}_7$ is not masked.

$M_n \rightarrow 1 \rightarrow \text{IR}_n$ is masked

$0 \rightarrow \text{IR}_n$ is not masked.

14/3/17

IMA Controller (8257)