


Ripple Carry Adder (or) Parallel Adder

4-bit Ripple Carry Adder.




- > N-bit Adder can be constructed by cascading N full-adders circuits in series, such that first full adder 'Co' is connected to next full adder carry-in and so on.
- This arrangement is known as ripple carry Adder; since carry bit ripples from one stage to another.
- > The delay through the circuit depends upon the number of stages that must be traversed & is a function of the applied i/p signals.
- > for some input combinations no rippling occurs at all, while for others, the carry has to ripple from LSB to the MSB. parts. The propagation delay of such structure is defined as the worst case delay over all possible patterns.
- > The delay is then proportional to the no. of bits in the input words N' & is approximated by

16-bit
 $t_{PC} = 12$
 $t_{PS} = 15$

 $\frac{12(15) + t_{sum}}{12}$

$$t_{adder} \approx (N-1)t_{carry} + t_{sum}$$
- > The propagation delay of the ripple carry adder is linearly proportional to N. This property becomes very important when designing adders for wide datapaths.

* A 16-bit RCA is realized using 16 identical full adders (FA) as shown in fig. The carry-propagation delay of each FA is 12ns + the sum-propagation delay of each FA is 15ns. The worst case delay of this 16-bit Adder?



$$\begin{aligned}
 t_{\text{add}} &= (N-1)t_{\text{pc}} + t_{\text{sum}} \\
 &= (16-1)t_{\text{pc}} + t_{\text{sum}} \\
 &= 15 \times 12\text{ns} + 15\text{ns} \\
 &= \underline{\underline{195\text{ns}}}
 \end{aligned}$$

The ripple carry adder has a finite delay in obtaining the final o/p, as the carry has to be transmitted from one stage to another. In normal adder of 4 or 8-bits, this delay is insignificant, but the delay becomes prominent in case of 64 (or) 128 bit adders.

Hence, to increase the speed of the adder, faster carry generation techniques are made use of. These techniques improve the speed of operation of the adder, but on another hand increase the floor area as well.

(i) Carry Look Ahead Adder.

In RCA, the final carry-o/p cannot be obtained without the propagation of carry-in through the previous adder cells. Using the generate & propagate function, this carry propagation can be avoided & the carry o/p can be computed directly.

$$C_i = G_i + P_i C_{i-1}$$

$$i=0$$

$$C_0 = G_0 + P_0 C_{-1} \quad \text{--- (1)}$$

$$i=1$$

$$C_1 = G_1 + P_1 C_0 \quad \text{--- (2)}$$

$$i=2 \quad G_1 + P_1 (G_0 + P_0 C_{-1})$$

$$C_2 = G_2 + P_2 C_1$$

$$= G_2 + P_2 (G_1 + P_1 (G_0 + P_0 C_{-1}))$$

$$i=3$$

$$C_3 = G_3 + P_3 C_2$$

$$= G_3 + P_3 \{ G_2 + P_2 G_1 + P_1 P_2 G_0 + P_0 P_1 P_2 C_{-1} \}$$

Inputs
A, B, C_{in}

A	B	C_{in}	S	C_{out}
0	0	0	0	0
0	0	1	1	0
0	1	0	1	0
0	1	1	0	1
1	0	0	1	0
1	0	1	0	1
1	1	0	0	1
1	1	1	1	1

No carry generation
i.e. $C_{out} = 0$

Carry propagation
 $C_{out} = C_{in}$

$C_{out} = 1$


$$C_0 = G_0 + P_0 C_{in}$$

Carry generation
Carry propagation

$$C_0 = G_0 + P_0 C_{in}$$


- > These equations indicate that carry outputs can be computed directly, without the need for propagating through the adder cells
- > Hence, as there is no ripple effect, the speed of the adder is increased.
- > But the limitation is that with increased no. of carry outputs, the expression becomes much larger & logic becomes quite complexity.

> CLA:




4-bit CLA.

4 bit full-Adder Using CLA





This unit produces the four carry outputs simultaneously. However C_0, C_1, C_2 are required only for producing the sum bits. These carry ops will not ripple through.

* 16-bit full-Adder using 4-bit FullAdder.




for $\overline{G_3}$ expression - CMOS implementation

$$\overline{G_3} = G_3 + P_3 G_2 + P_2 P_3 G_1 + P_1 P_2 P_3 G_0 + P_0 P_1 P_2 P_3 C_1$$




2-bit CSA:



Handwritten addition example:

$$\begin{array}{r} A_1 \quad A_0 \\ 1 \quad 1 \\ B_1 \quad B_0 \\ 1 \quad 1 \\ \hline 1 \quad 0 \end{array}$$

①

Handwritten list of numbers: 199, 4, 7, 13, 21, 25, 29, 30, 31, 33, 37, 38, 39, 43, 45, 57, 42, 56

* Carry Select Adder

- ① A standard logic design technique to accelerate the critical path is to pre-compute the ops for both possible i/p's, & then use a multiplexer to select b/w the two op choices.
- ② CSA consists of two ripple carry adders & a multiplexer.
- ③ The calculation is done twice with an assumption that the carry i/p is '0' & another adder with an assumption that the carry i/p is 1.
- ④ After the two results are calculated, the correct sum, as well as the correct carry-out, is then selected with the multiplexer once the carry-in is known.

* Improvement in Speed.

Let us consider the RCA, for an n -bit adder, the computation time is given by $T = nk_1$, where k_1 is the delay through one adder cell.

→ For, Carry Select Adder, if the adder is divided into blocks, with each block containing two adder cells, then

$$T = 2k_1 + (n-2)k_2$$

where k_2 is the delay through the mux.

→ Hence it is observed that, if not planned properly then ' k_2 ' may ~~↑ drastically~~ ↑. There may not be any real advantage.

Let the n -bit adder be divided into M blocks & each block contain ' p ' adder cells in series i.e. $n = MP$
 (ex 16-bit \rightarrow 2 blocks \rightarrow each block has ~~8~~⁸ adder cells). The completion

time (T) is the sum of the propagation delay through the first block & propagation delay through the muxes.

$$\text{i.e. } T = PK_1 + (M-1)k_2 \quad \text{--- (1)}$$

To obtain minimum T eq(1) has to be differentiated w.r. to ' M ' & the result to be equated to zero.
 $n = MP$
 $P = n/M$

$$\text{i.e. } \frac{dT}{dM} = \frac{d}{dM} \left\{ \frac{n}{M} k_1 + (M-1)k_2 \right\} = 0$$

$$nk_1 \left(-\frac{1}{M^2} \right) + k_2 = 0$$

$$\text{(or)} \quad \frac{nk_1}{M^2} = k_2 \Rightarrow \boxed{M = \sqrt{\frac{nk_1}{k_2}}}$$

Ex:- for a 64-bit CSA, given $k_1 = 4\text{ns}$ & $k_2 = 1\text{ns}$. find the no. of blocks & no. of adder cells in each block for achieving min. T .


Given $n = 64$, $k_1 = 4\text{ns}$, $k_2 = 1\text{ns}$

$$M = \sqrt{\frac{64 \times 4}{1}} = \sqrt{256} = 16$$

$$P = \frac{64}{16} = 4, \quad T = \frac{16 + 15}{1} = 31\text{ns}$$

* Carry Skip Adder / carry-by-pass Adder.

4-bit carry skip Adder.



Carry skip logic:- Using carry propagate logic & 2x1 mux
Carry is skipped or carry is propagated to next RCA block

Carry propagate:- $BP = (A_0 \oplus B_0)(A_1 \oplus B_1)(A_2 \oplus B_2)(A_3 \oplus B_3)$
Block \rightarrow 'If $P = 1$, then no need to wait for 'C' generation directly passed C_{in} to next block which eliminates carry generation time. i.e. 'C'

Eg:-
A = 1010
B = 0110

10000
 546

$P = A \oplus B \Rightarrow$
 $P_0 = 0$
 $P_1 = 0$
 $P_2 = 1$
 $P_3 = 1$
 $BP = P_0 \cdot P_1 \cdot P_2 \cdot P_3$
 $= 0$
 \therefore Wait for 'C' generation

$$\begin{array}{r} 1010 \\ 0101 \\ \hline 1111 \end{array}$$

$$C_{out} = C_{in} \quad 1P = A \oplus B$$


$$BP = (A_0 \oplus B_0)(A_1 \oplus B_1)(A_2 \oplus B_2)(A_3 \oplus B_3)$$

$$= 1.1.1.1$$

$$= 1$$

No need to wait for C_{out} $C_{out} = C_{in}$.

* 8-bit Carry Skip Adder:



This adder makes use of the "block propagate" signals.
 > In a block, if the bits of the operand $A+B$ are different in all the positions w.r.to each other, then carry doesn't get generated.

Ex:- $A = 01101011$
 $B = 10010100$

$$BP = (A_0 \oplus B_0)(A_1 \oplus B_1) \dots (A_7 \oplus B_7)$$

$$= 1.1.1.1.1.1.1.1$$

$\therefore C_{out} = C_{in}$ \therefore In such cases carry need not get propagate at all.

> Thus, to save this propagation time a special signal called as "block propagation" is used

> This is defined as $(BP = \neg P_i)$ & if this signal is '1', then carry-in need not be propagated through the block

> Instead it can be directly transmitted through a mux, to the next block

Thus, the propagation delay gets minimized. & speed of the adder gets increased.

* Case if $BP=0$, then it indicates that there can be generation of carry & hence the 1p carry needs to be propagated through the block. Now to reduce, this delay, the choice of the block size becomes necessary, for which the computation is -

Let k_1 be the time needed by the carry signal to propagate thro' the adder cell & k_2 - propagation delay of mux. Then computation time is given by,

$$T = 2(P-1)k_1 + (M-2)k_2 \quad \text{--- (1)} \quad \boxed{n=MP}$$

$$\therefore T_{min} = \frac{dT}{dM} = \frac{d}{dM} \left[2 \left\{ \frac{n}{M} - 1 \right\} k_1 + (M-2)k_2 \right] = 0$$

$$\Rightarrow \frac{dn}{dM} \left\{ -\frac{1}{M^2} k_1 + k_2 \right\} = 0 = 0$$

$$2 \frac{nk_1}{M^2} = k_2$$

$$\boxed{M = \sqrt{\frac{2nk_1}{k_2}}}$$

$T_2 = 1$

Wait T_1