


1. Booth Algorithm with an Example.

Algorithm used for Multiplying Signed 2's Complement numbers, it is called Booth Multiplication Algorithm.



BR → Multiplicand in Signed 2's Complement

QR → Multiplier in Signed 2's Complement

BR & QR includes Sign bits. Result in AC & QR.

Example:

$$(-9) \times (-13)$$

Multiplicand $\rightarrow -9$

BR = 2's Complement of -9

$$BR = 10111$$

$$\overline{BR} + 1 = 01001$$

Multiplier $\rightarrow -13$

QR = 2's Complement

$$QR = 0011$$

SC = n (no. of bits in M)

$$SC = 101 = 5$$

$Q_n Q_{n+1}$		AC	QR	Q_{n+1}	SC
	Initial	00000	10011	0	101
10	Subtract BR ashr(AC, QR)	$\begin{array}{r} 00000 \\ 01001 \\ \hline 01001 \\ 00100 \end{array}$	11001	1	100
11	ashr(AC, QR)	$\begin{array}{r} 00010 \\ 00010 \\ \hline 11001 \end{array}$	01100	1	011
01	add(AC + BR)	$\begin{array}{r} 10111 \\ 00010 \\ \hline 11001 \end{array}$			
	ashr(AC, QR)	$\begin{array}{r} 11001 \\ 11100 \end{array}$	10110	0	010
00	ashr(AC, QR)	11110	01011	0	001
10	$AC + \overline{BR} + 1$	$\begin{array}{r} 01001 \\ 11110 \\ \hline 10011 \\ \downarrow \text{Discard} \end{array}$			
	ashr	00011	10101	1	000

Result $\rightarrow AC, QR$


$$\Rightarrow 0001110101 \Rightarrow (117)_{10}$$

$$\Rightarrow (-9) \times (-13) = +117$$

Direct Mapping Techniques in Cache Memories.

Direct Mapping:

tag	Block 0
tag	Block 1
tag	Block 127



Block 0
Block 1
Block 127
" 128
" 129
Block 255
Block 256
Block 257
Block 4095

Tag	Block	word
5	7	4

Main memory address

Here, each block contains 16 words.

Total no. of words = $4096 \times 16 = 2^{16}$ locations = 64k locations.
16 address bits are required to access 64k locations.

Cache contains 128 blocks

\therefore No. of words = $128 \times 16 = 2048$ words = 2K words

Block 0 of main memory is placed in block 1 of Cache.


Block 1 " " " " " " 2 " "

//y " 127 " " " " " " 128 " ,

Block j of main memory is placed in block $(j \% 128)$ of Cache.

Associative Mapping:

tag	Block 0
tag	Block 1
tag	Block 127



Block 0
Block 1
Block i
Block 4095

Tag	word
12	4

Main memory address


Any block of main memory can be placed in any location of Cache memory. Word is the data stored in a location.

Block is to be brought into Cache memory, one block of main memory should be removed when the Cache is full. Algorithms to decide which block of Cache is to be replaced, when the Cache is full are called Replacement algorithms. One of the algorithms LRU

(Least Recently Used block) which is accessed long back.

Another is oldest algorithm, where oldest block is removed.

Set-Associative Mapping:



In Cache memory, some no. of blocks are taken as a set.

Here, two blocks are taken as a set.

$$128 \text{ blocks} = 64 \text{ sets.}$$

Block 0, 64, 128, ... 4095 of main memory are placed in set 0 of Cache Memory. If the tag bit matches of a set matches with tag bit of Main memory, address is the required word. That set contains two blocks.

Ex: if set 0, Block 0 (or) Block 1 are in set 0, if tag bits in set 0 matches with tag bits in Main memory, then word required is present.

lock in briefly
 full. when algorithm
 data is transferred from ip device to memory & from memory o/p device with (or) without CPU.
 with Processor, ip to processor, processor to memory.
 memory to processor, processor to o/p device is transferred.

Without Processor, directly transferred from I/O to b/w I/O & memory.

3 modes of transfer:

1. Programmed I/O: through CPU.


If CPU is fast device & I/O is slow device, CPU should continuously check whether the device is ready to transfer data or not. By this, CPU time is wasted and not efficiently used.

2. Interrupt initiated I/O: To overcome this interrupt initiated I/O is used in which we are using interrupt facility where the interface interrupts CPU whenever device is ready to perform data transfer. Meanwhile, CPU can be used to execute another program. Then, CPU need not continuously check whether device is ready or not.


3. DMA → Direct Memory Access: Directly transferring data b/w I/O & memory without Processor.

4. Explain Input Output Processor:

Purpose of IO processor is to perform data transfer b/w Memory and peripheral devices i.e., I/O devices. When No IOP, CPU transfers data from memory to IO device.




CPU-IOP Communication:



5. Explain 4-Segment Instruction Pipeline.
- Used to process multiple instructions simultaneously.
1. Fetch instruction from Memory.
 2. Decode instruction
 3. Calculate Effective Address
 4. Fetch operands from memory
 5. Execute the instruction
 6. Store result in proper place.

These 6 steps are divided into 4 segments and

Flow chart for 4-Segment Instruction pipeline is;




Here, Branching is done for step-3.

then,

Step	1	2	3	4	5	6	7	8	9	10	11	12	13
Instruction													
1	FI	DA	FO	EI									
2		FI	DA	FO	EI								
3			FI	DA	FO	EI							
4				FI	-	-	FI	DA	FO	EI			
5					-	-	-	FI	DA	FO	EI		
6								FI	DA	FO	EI		
7									FI	DA	FO	EI	


Different InterConnection Structures in Multiprocessor System? Explain them.

shared, Common bus:




Single bus b/w processor & Memory. when one uses Memory, other has to wait.

Multipoint Memory:




Memory Modules are parts of memory units. It contains multiple port and each port connected to ~~each~~ one processor.

Crossbar Switch:



Here, Single port is a Memory module. Switches are used to establish the path b/w CPU and Memory module. All switches along the path should be on for transfer to take place.


Multistage Switching network:



Addresses of memory Modules.

P_1, P_2 indicates processors as i/p's and 0 & 1 as o/p's. The connection is to be established b/w processor and Memory module. Here, 101 \rightarrow is connected.

HyperCube interConnection:



It is loosely coupled (or) distributed memory multiprocessor system. For 1 Cube, 2^1 nodes, For 2 Cube, 2^2 nodes.

My For n Cube, 2^n nodes. For n cube, we interconnect 2^n processors.

The successive nodes differ by only 1 bit.