

* Hexadecimal addition:

$$*1. \quad 134H$$

$$+ 762H$$

$$\hline 896H$$

$$*2. \quad FFBH$$

$$+ 1H$$

$$\hline 100H$$

$$*3. \quad 772H$$

$$+ 329H$$

$$\hline A9BH$$

$$*4. \quad 1H$$

$$+ FABH$$

$$\hline 10BCDH$$

* Subtraction:

$$*1. \quad 13H$$

$$- 7H$$

$$\hline$$

$$*2. \quad 343H$$

$$- 147H$$

$$\hline$$

$$*3. \quad 00H$$

$$- 1H$$

$$\hline$$

$$*4. \quad 872H$$

$$- 298H$$

$$\hline$$

* Features of M.P

*1. Data bus :>

4 bit, 8 bit, 16 bit

*2. Address bus :>

4 bit, 8 bit, 16 bit

4 bit, 8 bit, 16 bit

4 bit, 8 bit, 16 bit

*3. Control bus :>

4 bit, 8 bit, 16 bit

4 bit, 8 bit, 16 bit

4 bit, 8 bit, 16 bit

*4. Speed :> clock frequency.

4 bit, 8 bit, 16 bit

4 bit, 8 bit, 16 bit

4 bit, 8 bit, 16 bit

*5. Instruction set :> Set of Instructions that core supported by the Processor.

*6. Register array :> Set of registers . " " " " " " M.P & width of the register.

*7. Power :> +5v.

*8. package :> * Single Inline package {SIP}



* Dual

* Size,

{DIP}

no of pins, shape

*9. Design Technology :>

RISC {Reduced Instruction Set Computer}

CISC {Complex Instruction Set Computer}

*10. manufacturing Technology :> Whether it is an NMOS, PMOS, CMOS.

* Solubility *

* Features

* 16'b

16 bits

16 bits

* Dat

* Addre

* Mem

* The

* CPU


* IC

*

*

*

*



30lili7

* Features of 8086 :-

*UNIT-I *

* 16' bit M.P., i.e. ALU, Registers, Instruction size are designed to work on 16 bit only.

* Data bus = 16 bit.

* Address bus = 20 bits.

$$\text{Memory capacity} = 2^{20} = 2^{10} \times 2^{10} = 1\text{KB} \times 1\text{KB} = 1\text{MB}$$

* There 20 bits are represented using Hexadecimal bits.

~~With offset 100000H to FFFF FFH~~

* It contains 40 pins, 20 pins on each side i.e., DIP.

* Clock freq is 5MHz or 8MHz or 10MHz , but in most of cases 5MHz is used.

* Design Technology is CISC & nmos technology.

* Power that is required is +5V.

* We have fourteen registers each of 16 bits. & the registers are:

* The general purpose registers are AX, BX, CX, DX

* Stack pointer (SP), Base pointer (BP), Instruction pointer (IP)

* Code segment (CS), Data segment (DS), Stack segment (SS) Extra segment (ES)

* Index registers are SI, DI

* Flag registers

Source index Destination index

- *) It operates in two mode i.e.. minimum mode & maximum mode configuration
- ↓
System uses only one 8086 } ↓
{ uses cascading
8086 }
- *) Performs bit, byte operations as well as Block operations

* Required organization of 8086:

① General purpose registers:

* AX - Accumulator, used as default register for I/O, ALU operation

* BX - Base register, operation & result obtained is stored into it

* CX - Count register, it stores 16 bit offset Address

* DX - Data register, holds 16 bit data

* used as a Counter for Rotate, Shift operations

* loop instructions are stored in CX

* Data register - $\text{DX} \rightarrow$ {extended accumulator}

* Stack word for storing To post addresses.


* used for storing extra bits during \uparrow Mul & Div operations.

* These general purpose registers are of 16 bit but they can also be used as 8 bit registers.

| | | |
|---------|--------|--------|
| (16) AX | AH (8) | AL (8) |
| (16) BX | BH (8) | BL (8) |
| (16) CX | CH (8) | CL (8) |
| (16) DX | DH (8) | DL (8) |

* 30.11.17

* Flag Register \rightarrow {16 bit}



③ @ \rightarrow CF \rightarrow Carry flag = Set {when there is a carry from MSB}

$$= 0 \quad 0.11$$

① * Total 9 flags in that 6 are Conditional / Status flags they are affected during arithmetic operations.

* they are

Carry, Parity, Auxiliary, Zero, Sign Flag, Overflow flag.
(CF) (PF) (AF) (ZF) (SF)

② * 3 are Control flags, they are

Direction, Interrupt, Trap
(DF) (IF) (TF)

→ * (b) PF \Rightarrow Parity flag = 1 - Even parity
= 0 \rightarrow odd parity.

→ * (c) AF \Rightarrow Auxiliary flag = 1 - In the addition of BCD, if the sum is > 9 we add 6

Ex:

$$\begin{array}{r} 39 \\ + 48 \\ \hline 87 \end{array} \Rightarrow \begin{array}{r} 1111 \\ 00\phi 1 \\ + 0100 \\ \hline 1000 \end{array} \begin{array}{r} 1001 \\ \phi 000 \\ 0001 \\ + 0110 \\ \hline 1000 \end{array}$$

= 0 \rightarrow if no carry is generated.

→ * (d) ZF \Rightarrow ZF = 1 \Rightarrow if the result is zero
= 0 \Rightarrow if the result is not zero.

→ * (e) SF \Rightarrow SF = 1 \Rightarrow if the number is negative
= 0 \Rightarrow if the number is positive
{For signed numbers}

→ * (f) OF \Rightarrow OF = 1 \rightarrow overflow
= 0 \rightarrow No overflow.

→ ~~②~~ TrapFlag - (TF) → = 1 ⇒ single stepping mode is enabled.
 0 → we can see results at end of each instruction
 0 → result will be seen at the end of the program.

* Give the status of Conditional flags for the following expr

$$*1. 39H + 42H$$

$$*2. FFH + 1H$$

$$*3. 00H - 1H$$

$$*4. 39ACh + FCD3H$$

$$*5. A3H - F4H$$

*1. $39H + 42H$

| | | | | | | |
|-------|---|---|---|---|---|--------|
| 0 | 0 | 1 | 0 | 0 | 1 | C |
| + | 0 | 1 | 0 | 1 | 0 | PF = 1 |
| <hr/> | | | | | | AF = 0 |
| <hr/> | | | | | | ZF = 0 |
| <hr/> | | | | | | SF = 0 |
| <hr/> | | | | | | OF = 0 |

*2. $FF + 1H$

| | | | | | | |
|-------|---|---|---|---|---|--------|
| 1 | 1 | 1 | 1 | 1 | 1 | C |
| + | 0 | 0 | 0 | 0 | 1 | PF = 0 |
| <hr/> | | | | | | AF = 0 |
| <hr/> | | | | | | ZF = 1 |
| <hr/> | | | | | | SF = 0 |
| <hr/> | | | | | | OF = 0 |

*3. 00-1

$1 \rightarrow 0000\ 0001$

$1 \rightarrow 1111\ 1110$

$$\begin{array}{r} 0000\ 0000 \\ + 1111\ 1111 \\ \hline \end{array}$$

$$\begin{array}{r} 0's\ of\ 1 \\ 0's\ of\ 1 \\ \hline + 1 \\ \hline 1111\ 1111 \end{array}$$

$CF = 0; PF = 1; AF = 0; ZF = 0; OF = 0.$

(1) 1111

0011 1001 1010 1000

① + F C D 3 1111 1101 0011

① 3 6 7F 1111 1101 0011

+ 0 01 0110 0111 1111

+ 0 11 0 + 0 11 0 + 0 11 0 + 0 11 0

CF = 1; PF = 0; AF = 1; ZF = 0; OF = 0; OF = 0; SF = 0.

*5

$CF = 0; PF = 1; AF = 1; ZF = 0; OF = 0; SF = 0$


- * Segment Registers: {16 bit}
- * CSR → Code Segment → Stores starting address of Code/program
 - * DSR → Data Segment → Stores data & variables related to Code/Program
 - * ESR → Extra Segment → Stores string data or stack data
 - * SSR → Stack Segment → Stores stack data i.e. return addresses (during subroutines)

* Code Segment: Stores the code/program but Code segment degenerates. Stores the starting address of Code/program

* Similarly all other segments store their starting address of code/program

- * Index Registers: {16 bit}

- * SI → Source Index - Stores starting address of source stream. String
- * DI → Destination Index - " " " destination



- * Pointer Registers: {16 bit}

- * IP - Instruction Pointer - Stores address of next instruction
- * SP - Stack Pointer - Similar to PC
- * BP - Base Pointer - Stores address of top of the stack or bottom of stack

* Physical address of 8086 \Rightarrow 20 bit

Physical address = $10H * \text{Base Address} + \text{offset Address}$

↓ ↓
 (Segment ") (Effective ")

(20) (16) (16)

Ex:

$$BA = 2000H = 16 \text{ bit}$$

$$EA = 3000H = 16 \text{ bit}$$

$$PA = 20,000H + 3,000H = 23,000H \Rightarrow 20 \text{ bit}$$

* BA or SA are provided by Segment registers i.e., CSR, DSR, ESR, SSR

* OA or EA are provided by IP, SP, BP, SI, DI, BX

* BA is Starting address of the segment

* OA is the address with reference to starting address

* For Code segment CS the offset is provided by IP
 i.e., CJ : IP

DJ : SJ / BX / BP / DJ } Default SA & OA

EJ : DJ } Combination

SS : SP / BP.

* Calculate the physical address if $CS = 2000H$, $SP = 3000H$
 $SP = 5000H$, $BP = 9000H$, $DS = 6000H$, $SS = 1000H$.
 $ES = A000H$, $SI = C000H$, $DI = D000H$.

(a) $PA = 10 * CS + SP$

$$= 10 * 20,000H + 3000H$$

$$= 23,000H$$

$PA = 10 * DS + BP$

$$= 10 * 60,000H + 9000H$$

$$= 69,000H$$
.

* ARCHITECTURE OF 8086:

| | | | |
|----|----|-----------------|-----------------|
| 16 | Ax | AH ⁸ | AL ⁸ |
| 16 | Bx | BH ⁸ | BL ⁸ |
| 16 | Cx | CH ⁸ | CL ⁸ |
| 16 | Dx | DH ⁸ | DL ⁸ |

| | |
|----|----|
| CS | 16 |
| DS | 16 |
| ES | 16 |
| SS | 16 |

| |
|----|
| SP |
| BP |
| JP |

| | |
|----|----|
| SI | 16 |
| DI | 16 |



$$PA = 10 * ES + DI$$

$$= 10 * A000H + D000H$$

$$= A000H$$


$$PA = 10 * SS + SP$$

$$= 10 * 1000H + 5000H$$

$$= 15,000H$$

* 06/12/77*

* ARCHITECTURE OF 8086 :-



* ① Bus Interface unit; ② Execution unit of BIU & EU;

* ① BIU;

* Consists of Segment registers & SP i.e. 5 Registers

a summer & 6 byte Instruction queue

* If generates 20 bit Physical address (PA)

*
* Ex-4

$$CS = 2000H, SP = 3000H.$$

i.e., CS = 0010 0000 0000 0000

the summing add 4 zeros at the LSB position.

$$SS = 0010 0000 0000 0000$$

then CS is added to SP.

$$\begin{array}{r} CS \\ + SP \\ \hline PA \end{array} \quad \begin{array}{r} 0010 0000 0000 0000 \\ 0000 0011 0000 0000 \\ \hline 0010 0011 0000 0000 \end{array}$$

$$\Rightarrow 23006H \rightarrow \text{Physical address}$$

- * BIU fetches the instruction from the memory.
- * It Ready/ writes data from/to the mem/ to port.
- * Sends addresses to memory / to port.

* 6 Byte Instruction Queue fetches the next instruction while the current instruction has been executed.

* EUH decodes & executes the instruction

6 Bytes of next instruction decoded by CS byte

* ALU is used to perform arithmetic operations & it updates the flag register.

Relate operations & it logical shift,

* EU informs the BIU from where the next instruction has to be fetched.


* Write about the registers {what they contain}

* 071217*

* Memory Segmentation


* There are four segments CS, DS, ES, SS

Each one of 16 code segments & each can store 64KB of memory.



* There is no need to follow the same order & the memory from 40000H to FFFFFH are not used, but if we want

Want we can add more Segments of Code, data, Extra, etc.



*Advantages :-

*1. Protection is possible because of separate memory areas for code, data, stack.

*2. Multiple code or data or stack segments can be used if the program is large.

*3. Program relocation is possible.
i.e. offset address won't change but the segment address is changed.

~~DATA~~

* Addressing modes of 8086 :-

* Depending upon instructions the Addressing data modes are classified.

* ① Sequential Control flow Instructions.

* ② Control transfer Instructions.

* There are 8 types of modes; Based on ①.

* ① Immediate Addressing mode. * ② Direct addressing mode.

* ③ Register " " * ④ Register Indirect " "

* ⑤ Index " " * ⑥ Base Index " "

* ⑦ Register relative " " * ⑧ Relative Based Index " "

* ① Immediate Addressing mode :-

* Eg:-

MOV AL, 07H

MOV AX, 1234H {Here A is in AH & 34 in AL}

MOV CX, 0093H

MOV DL, 89H
↳ Register data

* ② Register Addressing mode:-

* If the source & destination both are registers

* Eg:-

MOV AL, CL

MOV AX, DX

MOV BX, CX

MOV AX, BX
↳ Registers

* 07/12/17 *

* ③ Direct addressing mode :-

* If the address of the memory location is specified in the instruction.

* Eg. ④ MOV AX, [1234H]

$EA = 10H * DS + 1234H$
not a data fit is address because of []

* It means Contents of $1235H$ are stored in A_H
Contents of $1234H$ are stored in AL .

⑤ MOV AL, [1234H]

* It means Content of $1234H$ are stored in AL
{ Always the address location must be even. If odd then invalid
Instruction }

* ⑥ Registers Indirect mode :- Sometimes the mem loc which contains the data is determined indirectly using offset registers.

* Eg. * MOV BX, 1000H
 MOV AX, [BX]

\downarrow

We should use only BX, SI, DI as offset registers.

But the default segment register is DS

i.e. $EA = 10H * DS + [BX]$

$[SI] / [DI]$

*⑤ Index mode : offset address is stored in Index registers.

* The source registers are always SI / DI.

* Note that default segment register is DS.

$$\Rightarrow EA = 10H * DS + [SI] / [DI]$$

*⑥ Based Index registers mode :

* offset address is stored in Base & Index registers.

$$EA = 10H * DS + [BX] + [SI] \\ \text{or} \\ [BP] + [DI]$$

* MOV AX, [BX], [SI]

or
MOV AX, [BX][DI]

or
MOV AX, [BP][SI]

or
MOV AX, [BP][DI]

*⑦ Relative register mode : displacement is present

MOV AX, 50H[BX]

or
MOV BX, 1000H[SI]

8bit
displacement

16bit displacement

$$EA = 10H * DS + [BX] + 50H$$

$$[SI] + 1000H$$

*⑧ Relative Based Index :-

→ mov Ax, 50H[BX][SI]

mov Ax, 2000H[BX][DI]

$$EA = 10H * DS + [BX] + [SI] + 50H$$

∴

$$EA = 10H * DS + [BX] + [DI] + 2000H$$

* Calculate the Effective address [E.A] for the following addressing modes if.

$$\begin{aligned} [AX] &= 1000H ; [BX] = 2000H ; [SI] = 3000H ; [DI] = 4000H ; \\ [CS] &= 5000H ; [DS] = 6000H ; [BP] = 7000H ; [CX] = 8000H . \end{aligned}$$

* i) mov Ax, [BX]

* ii) mov BX, [SI]

* iii) mov AL, 25H[BX][DI]

* iv) mov BX, [DI]

* v) mov BL, 7700H[BP][DI]

* vi) mov AX, [BP][SI]

* vii) mov AX, BX

* viii) i) $EA = 10H * 6000H + 2000H = 62000H$.

* ix) ii) $EA = 10H * 6000H + 3000H = 63000H$.

* x) iii) $EA = 10H * 6000H + 25H + 2000H + 4000H = 66025H$.

Fav.
8086
Systech
and 21

* (iv) $EA = 10 * 6000H + 4000H = 64000H$

* (v) $EA = 10 * 6000H + 7700H + 7000H + 4000H$
 $= 60000H + 7700H + 7000H + 4000H$
~~= 72700H~~ $\rightarrow 72700H$

* (vi) $EA = 10 * 6000H + \underbrace{7000H + 3000H}_{\cancel{6A000H}} + \cancel{A000H}$
 $\rightarrow \cancel{6A000H} + 3000H + A000H$


* (vii) ~~2000H i.e., BX \$No, EA Calculation just moving the contents of BX to Ax.~~

* (viii) 8086 Architecture, memory Segmentation of 8086, addressing modes of 8086.

* 18/12/17 *

* II) Control Transfer Instruction Addressing mode :-

→ Intersegment.
Intra segment
(destination is within the segment)



* i. Intra segment Direct addressing mode :-

* In this, the address to which the control is to be transferred lies in a same segment & it is passed to the instruction directly.

* Ex:- JMP SHORT LABEL

* 2. Intra segment Indirect :-

* Ex:-

* 3.

* 4.

* The address to which the control is to be transferred lies in different segment if it is passed to the instruction indirectly.

* The content of memory block contains four bytes like

LSB ← IP

MSB ← IP+1

LSB ← CS

MSB ← CS+1.

* The segment can be any one

* Instruction

* I. Dat

* II. Ad

* III. I

* IV. F

* V. J

* VI. H

* VII. S

* VIII. R

* IX. ARI

1 * ADD

2 * AD

3 * IN

4 * SUI

5 * SBI

6 * O

7 * CI

8 * I

9 * R

10 * I

* The segment address of memory block may be defined using
any addressing mode except Immediate.

* Instruction Set of 8086 :-

* I. Data Transfer / Copy Instructions.

* II. Arithmetic Instructions.

* III. Logical "

* IV. Flag manipulation "

* V. Loop "

* VI. Branch "

* VII. Machine Control "

* VIII. String manipulation "

* IX. Arithematic Instructions *

1 * ADD

11 * DIV

2 * ADC

12 * IDIV

3 * INC

13 * CBW

4 * SUB

14 * AAA

5 * SBB

15 * AAS

6 * DEC

16 * AAM

7 * CMP

17 * AAD

8 * NEG

18 * DAA

9 * MUL

19 * ~~DAD~~ DAS.

10 * IMUL

*ADD:

*Syn: ADD destination, source.

Eg:

ADD AX, 2300H

ADD AX, BX

ADD AX, [2300H]

ADD [2300H], BX

ADD AX, [BX]

ADD [1000H] [2300H] → Not Valid.

*ADC:

{Add with Carry}

*Syn:

ADC destination, source.

{Used to add two 32 bit numbers}

$$(d) \leftarrow (d) + (S) + CF$$

Eg:

ADC AX, 2300H

{Immediate AM}

ADC AX, BX

{Register AM}

ADC AX, [2300H]

{Direct AM}

ADC [1000H], BX

{Register, Indirect AM}

ADC AX, [BX]

* INC : {Increment}

* Syn: INC destination ; $\{(d) \leftarrow (d) + 1\}$

Eg: INC AX

INC AL

INC BL

INC [1000H]

* SUB : {Subtraction}

* Syn: SUB destination, source ; $\{(d) \leftarrow (d) - (s)\}$

Eg: Same as ADD.

* SBB : {Subtraction with borrow}

* Syn: SBB destination, source ; $\{(d) \leftarrow (d) - (s) - (CF)\}$

Eg: Same as ADD

* DEC : {decrement}

* Syn: DEC destination ; $\{(d) \leftarrow (d) - 1\}$

Eg: Same as Increment.

*CMP {Compare}

*Syn: CMP destination, source

* Performs subtraction between d & s but result is not updated \rightarrow , only flags are affected.

*Eg: MOV AL 07H

MOV BL 05H

CMP AL, BL

MOV AL 05H

MOV BL 07H

CMP AL, BL

*Result: CF = 0 i.e. [AL] > [BL]

or CMP AL, [SI]

* CF = 1 i.e. [AL] < [BL]

*NEG {2's complement of destination}

*Syn: NEG destination. { $D \leftarrow 2^8$ of (D)}

*MUL {unsigned Multiplication}

*Syn: MUL Source

$$(D) \leftarrow (S) * (D)$$

$$(AX) \leftarrow (BL) * (AL) \rightarrow 8 \text{ bit}$$

$$(DL)(AX) \leftarrow (BX) * (AX) \rightarrow 16 \text{ bit}$$

* IMUL \rightarrow {Signed multiplication}

* Syn: IMUL source.

$$(D) \leftarrow (D) * (S)$$

Same as MUL {8 bit & 16 bit}

* DIV \rightarrow {Unsigned division}.

* Syn: DIV source.

$$D \leftarrow \frac{D}{S}$$

* Eg: * DIV BL ;

$$\begin{cases} 8\text{bit} \\ \overline{8\text{bit}} \end{cases} \begin{cases} Q \rightarrow AL \\ R \rightarrow AH \end{cases}$$

$$AX \leftarrow \frac{AL \text{ or } AX}{BL}$$

{8 bit}

AH \rightarrow Remainder {R}
AL \rightarrow Quotient {Q}

* DIV BX ; $(DX)(AX) \leftarrow \frac{AX}{BX}$

$$\begin{matrix} DX \rightarrow R \\ \cancel{AX} \rightarrow R \end{matrix}$$

{16 bit}.

$$\begin{matrix} AL \rightarrow Q \\ AX \rightarrow R \end{matrix}$$

$$\begin{cases} 16\text{bit} \\ \overline{16\text{bit}} \end{cases} \begin{cases} Q \rightarrow AX \\ R \rightarrow DX \end{cases}$$

* IDIV \rightarrow {Signed division}

* Syn: IDIV source.

* Same as DIV {Everything}

* CBW : { Convert Signed byte into Signed word }

* CBW : CBW { works only on Accumulator }

* Eg :

MOV AL, F2H. { 1111 0010 }

CBW

Sign bit.

$$mag = 2^7 - (2^6 + 2^5 + 2^4 + 2^3)$$

Now AX = 1111 1111 1111 0010

$$FF\ F2. \ mag = 2^{15} - (2^{14} + 2^{13} + 2^{12} + 2^{11} + 2^{10} + 2^{9} + 2^{8} + 2^{7} + 2^{6} + 2^{5} + 2^{4} + 2^{3})$$

*

MOV AL, 02H { 0000 0010 }

CBW

Sign bit ..

Now AX = 0000 0000 0000 0010.

0002H

* CWD : { Convert Signed word into signed double word }

* Syn. CWD.

* Eg : MOV AX, 1234H

CWD.

result in (DX)(AX)

↓ ↓
0000H - 1234H

20/12/17

*AAA: {ASCII adjust after addition}

```

MOV AH, 00H
MOV AL, 33H
MOV BL, 37H
ADD AL, BL

```

AAA

| Hexa | ASCII Value |
|------|-------------|
| 0 | 30H |
| 1 | 31H |
| 2 | 32H |
| 3 | 33H |
| 4 | |
| 5 | |
| 6 | |
| 7 | |
| 8 | |
| 9 | |
| A | 41H |
| B | 42H |
| C | |
| D | |
| E | |
| F | 46H |

*Execution: {After execution of above program}

AL \leftarrow 33H

BL \leftarrow 37H

AL \leftarrow AL + BL

i.e., AL \leftarrow 6A H

Now, Execution of AAA is as follows.

(i) It masks the upper four bits in AL

i.e., AL \leftarrow 0AH

(ii) If $AL > 9 \Rightarrow +6$ if lower four bits of AL

AL \leftarrow 0000 1010 are greater than 9

masked \leftarrow 0 + 0110
0 000 000 0

i.e., AL \leftarrow 00

* as we are adding 6 then the

AH is incremented, if we are not

Adding then AH is as same as

before. i.e., 0.

AH \leftarrow AH + 1

AH \leftarrow 01

i.e., AX \leftarrow 0100 H

Unpacked BCD form of '10'

* AAA gives the result in the form of unpacked BCD as shown above

Ex: 33 & 35 using AAA

$$\begin{array}{r} 33 \\ + 35 \\ \hline 68 \end{array}$$

i.e., $AL \leftarrow 68$

$\Rightarrow AL \leftarrow 08$ masking upper four bits

* lower four bits of $AL = 8$ i.e., less than 9.

So, no action required. & also F6H no increment

$$\Rightarrow AH = 0.$$

i.e., $AX = 0008H$.

* DAA { Decimal adjust after addition } is

MOV AL, 73H

MOV BL, 27H

ADD AL, BL // result is 9AH.

DAA.

* Now DAA Execution

$AL \leftarrow 9A H$

$AL \leftarrow 10010101$

F6 \rightarrow

$\begin{array}{r} 11 + 0,110 \\ \hline 1010 0,000 \end{array}$

$1010 \rightarrow 0110$

Carry flag $\leftarrow 1$

$AL \leftarrow 0000 0000$

i.e., $AL \leftarrow 00H$

$CF = 1$

i.e., Ans = $100H$

* $58 + 29$.

*(e) $AL \leftarrow 81H$.

But we should get 87 .

Both are less than 9 , so, check for auxiliary flag.

$$\begin{array}{r} 0101 \quad 1000 \\ 0010 \quad 1001 \\ \hline 1000 \quad 0001 \\ +6 \quad +0110 \\ \hline 1000 \quad 0111 \end{array}$$

87 is decimal values.

i.e., $AL \leftarrow 87$.

* $49 + 52$.

*(e) $AL \leftarrow 9B$

$AL \leftarrow 1001 \ 1011$

$$\begin{array}{r} +6 \rightarrow +111 \quad 0110 \\ \hline 1010 \quad 0001 \end{array}$$

$$\begin{array}{r} +60 \rightarrow 0010 \quad 0000 \\ \hline 0000 \quad 0001 \end{array}$$

$CF = 1$

$AL \leftarrow 01H$

Ans = 101 .

* AAS \rightarrow fasci appear after subtraction}

Mov AH 00H
Mov AL, 36H

Mov BL, 39H

SUB AL, BL

AAS.

Sub AL - (36 - 39) H = 3H do no adjustment in AL

Mov AH 00H

Mov AL, 36H

Mov BL, 39H

Sub AL, BL // AL = 36H - 39H = FFAH

AAS.

Execution of AAS \rightarrow

(i) moves the two upper four bits.

AL \leftarrow OFH

(ii) if lower flag bits are > 9 then $\text{Sub } 6$, or else leave it

\Rightarrow AL \leftarrow OFH - 06H = 009H

(iii) if there is a carry then, AH is decremented by 1.

AH \leftarrow 00H - 01H = FFH

i.e., AH \leftarrow FFH; AL \leftarrow 009H

\Rightarrow AX \leftarrow FF09H

* Ans given lot of answers
{i.e. 36 - 39 = 101 = 65 or 1 by 9H}

* DB \rightarrow

* DAS \rightarrow {Decimal adjust after sub}

* Same procedure as that of DAA But Sub 6 instead of adding 6.

Mov AL, 63H

Mov BL, 17H

Sub AC, BC

DAS

$$AL \leftarrow 63H - 17H = 4CH.$$

i.e., $0100\ 1100$

$$\begin{array}{r} \\ - 0110 \\ \hline 0101\ 0100 \end{array}$$

4

$0100\ 1100$

$$\begin{array}{r} \\ - 0110 \\ \hline 0100\ 0110 \end{array}$$

4

6

$\Rightarrow 46$

* AAM \rightarrow {ASCII Adjust After Multiplication}

* Syd \Rightarrow AAM

* Operation:

Mov AL, 07H // unpacked BC of 7

Mov BL, 06H. // of 6

MUL BL

AAM

$$\begin{array}{r} 00 \\ \times 01 \\ \hline 0101 \end{array}$$

After AAM

$$\Rightarrow \text{It is stored by } \frac{1}{2} \text{ of }$$

Hence $AX \leftarrow 0402H$

$$\Rightarrow 07H \times 06H = 02AH.$$

i.e. $(7 \times 6 = 42)$ Any = unpacked BC.

* AAD → {ASCII Adjust Before Division}

* Syn: AAD.

MOV AX, 0407H // unpacked BCD of 47.

MOV BL, 07H // " " " 7.

AAD

// Converts 0407 into Hexadecimal

DIV BL // Rem. 47 into H \Rightarrow 002FH.

// $AX = 0506H$

$\downarrow \downarrow$

AH AL

* logical instructions.

1 * AND

2 * OR

3 * NOT

4 * XOR

5 * TEST

6 * SHL / SAL

7 * SHR

8 * SAR

9 * ROL

10 * ROR

11 * RCL

12 * RCR.

*1. AND:

* Syn: AND destination, source.

* Eg: MOV AX, 1234H

MOV BX, 5787H

AND AX, BX.

$AX = 0001\ 0010\ 0011\ 0100$

$BX = 0101\ 0111\ 1000\ 0111$

$AX \wedge BX = \underline{0001\ 0010\ 0000\ 0100}$

$1\ 0\ 1\ 2\ 0\ 4H$

$\rightarrow AX \leftarrow 1204H.$

$AX \wedge BX = 0101\ 0111\ 1011\ 0111$

5 7 8 7 H

$\Rightarrow 57B7H.$

*2. OR:

*Syn: OR destination, source.

*Eg: MOV AX, 1234H

MOV BX, 5787H

OR AX, BX.

AX ← 57B7H.

*3. NOT:

*Syn: NOT destination

*Eg: MOV AX, 1010H

NOT AX

AX ← EFEFH.

0001 0000 00001 0000
1110 1111 1110 1111
E F E F

*4. XOR:

*Syn: XOR Destination, source.

MOV AX, 1234H

MOV BX, 3787H

XOR AX, BX

AX ← 45B3H

AX ⊕ BX ← 0100 0101 1011 0011

4 5 B 3 H

*5. TEST:

- * Syntax: TEST Dest Source.
- * Opn:
 Mov AX, 1234H
 Mov BX, 5787H.
 TEST AX, BX.
- Operation:
 * Performing logical AND but result isn't updated only flags are affected i.e.: Zero & parity flags.

*6. SHL / SAL:

Syntax: SHL Register, Count
 SHL Destination, Count {depending upon the count value, it shifts the contents of register towards left}.

* Opn:
 Mov AX, 4539H
 Mov CL, 05H.

SHL / SAL Ax, CL

Ax → 0100 0101 0011 1001
 1st → 1000 1010 0111 0010
 2nd → 0001 0100 1110 0100
 3rd → 0010 1001 1100 1000
 4th → 0101 0011 1001 0000
 5th → 1010 0111 0010 0000
 A 7 2 0

→ AF20H

AX ← AF20H

*7. SHR

AND Set
latched only
affected

Set parity flags.

on the
it shifts
of registers

*8. SHR Register, count

②

SHR destination, count

*8. SHR

Mov AX, 4539H

Mov CL, 05H

SHR AX, CL

AX → 10100 0101 0011 1001

1st → 110010 0010 1001 1100

2nd → 000110 0001 0100 1110

3rd → 0000 1000 1010 0111

4th → 0000 0100 0101 0011

5th → 0000 0010 0010 1001

0 2 2 9

AX ← 0229H

⑧ JAR

Syn:

SAR Registers, count.

SAR SL
 Destination, Count.

*@ Mov AX, 4539H.

Mov AL, 05H

SHR AX, CL

* AX →

0100 0101 0011 0001 0011 0011

3H →

0010 0010 1001 1100 1100

2nd →

0001 0001 0100 1110

3rd →

0000 1000 1010

4th →

0000 0100 0101

5th →

0000 0010 0010

↓ ↓ ↓ ↓

FQ A2 2

0111

0011

1001

↓

9

AX ← 0229H

MSB = 0 So JAR = SLR.

⑩ *MOV AX, 9539H

Mov CL, 05H

SAR AX, CL.

Ax = 1001 0101 0011 1001

→ 1100 1010 1001 1100

→ 1110 0101 0100 1110

→ 1111 0010 1010 0111

→ 1111 1001 0101 0011

→ 1111 1100 1010 1001

F C A 9

AX ← FCA9H

{MSB = 1 so SAR ≠ SLR}

* 22 → 12 - 17

* Rol : \rightarrow Rotate left

* Syn: ROL Register Count.

Eg: MOV AX, 1234H

Mov CL, 04H

Rol AX, CL.


AX → 0001 0010 0011 0100

1st → 0010 0100 0110 1100

2nd → 0100 1000 1101 0000


3rd → 1001 0001 0101 0000

4th → 0010 0010 0100 0001



*ROR: {Rotate Right}

*Syn: ROR register, Count.




Mov Ax, 1234H
ROR Ax, CL

Ans: Ax = 4123H. Ax

*RLC: {Rotate Left through Carry}

*Syn: ROR register, Count.



Mov Ax, 1234

Mov Cl, 04H

ROR Ax, CL

assume CF=1

1 0001 0010 0011 0101 4123H 1234H

1st → 0 0010 0100 0110 1001

2nd → 0 0100 1000 1101 0100

3rd → 0 1001 0001 1010 0100

4th → 1 0010 0011 0100 1000

Final: CF=1 & Ax = 2348H

*RCR:

*Syn

*Same

1st →

2nd →

3rd →


4th →

* R

Program

MRCR {Rotate Right through Carry}.

Syn: RCR Register, Count.



Same Exit

CF = 1

AX =

0001 0010 0011 0100

CF =

1000 0100 0110 100

1st →

2nd →

3rd →

4th →

5th →

6th →

7th →

1000 1001 0001 1010 0

0100 0100 1000 1101 0

0010 0010 0100 0110 1

1001 0001 0010 0011 0

AX = 2246H ; CF = 0.

9/23 H

/* Program for packed BCD to unpacked BCD */

0023H → 0203H

Steps:

(1) 0230H { 0023H }

(2) 0203H { 0230H }

Program:

MOV AX 0023H

MOV CL 04H

ROL AX, CL ; { AX = 0230H }

ROR/ROL AL, CL ; { AX = 0203H }
{ AX = 0230H }

0203H

* unpacked to packed.

* Program :-

Mov AX, 0203H.

Mov CL, 04H

ROR/ROL AL, CL $\{02\ 30\ H\} \leftrightarrow \{02\ 03\ H\}$

ROR AX, CL $\{0023\ H\} \leftrightarrow \{02\ 30\ H\}$

* III Data transfer Instructions:-

* MOV

* MOV {Move}; -

* PUSH

* POP

* XCHG

* IN

* OUT

* XLAT

* LEA

* LDS/LES

* LAHF

* SAHF

* PUSHF

* POPF

Syntax: Mov Dest, Source.

Ex: Mov AX, 1234H

Mov AH, 12H

Mov SS, 34H

Mov AX, [3000H]

$\{[3000] \rightarrow AH\}$

$\{[3001H] \rightarrow AH\}$

Mov [1300H], AX

Mov [2000H], BL

Mov AX, BX

Port fixed in the
case of
Interface of
8086 with
External devices

3H to 0023H

* PUSH : {Push into stack}

Syn: PUSH AX.

operation:

{
SP \leftarrow SP-1
Stack \leftarrow AH}

1.* The stack pointer is decremented by 1 & AH contents are moved into stack.

2.* again the SP is decremented by 1. & AL contents are moved into stack.

* Ex:
MOV AX, 1234H
PUSH AX

* POP : {Pop from stack}

Syn: POP AX.

Op: * The contents of top of the stack (SP) are moved into "AL" then SP is incremented by 1.

* The contents of top of the stack (SP) are moved into "AH" then SP is incremented by 1.

* XCHG : {Exchange}

Syn: XCHG, destination, source.

Op:

D \leftrightarrow S.

Ex:
XCHG AX, BX
XCHG [2000H], AX

{ Both cannot be a mem. location
XCHG [2000H], [3000H]
not valid }

XCHG BX, [4000H]

* IN: {Input & port}.

{in the case of interface of processor
with External devices to read or
write we use IN or OUT
Respectively}

* Syn: IN Accumulator, Data register.
AL/AX DX.

Operation: Reading port

{in this case of interface

* Ex:- MOV DX, 8000H
IN AL, DX.

MOV is not valid,

{DX → port stores port address}

IN AX, DX

{8bit data in 8000H is moved to AX}

{16bit " " " " " " " " " " AX}

* OUT:

* Syn: OUT Data register, Accumulator.

Operation:

Writing into port.

* Ex:-

OUT DX, AL

OUT DX, AX.

* 04-01-18*

Take Xerox

05-01-17

④ *Branch Instruction*

Unconditional

Conditional

* JMP

* CALL → NEAR → JP

→ FAR → JCSCJP

* RET

* LOOP

* INT N

* INT, O

* IRET


* INT N → {Interrupt type, Number}

Eg: INT 3 → used to terminate the program.

④ Each Interrupt takes 4 locations & total 256 ISR are there
⇒ Total $256 \times 4 = 10240$ locations.

$$3 \rightarrow 3 \times 4 = 12$$

→ 000CH



* INT 0 i7 { Interrupt on overflow }

Type 4 interrupt.

* Conditional

Syntax

Conditional

| | | | | | |
|----------------------------------|-------------------|----------------------------|-------------|-------|---|
| Zero | * JZ / JE | label $\rightarrow ZF = 1$ | * JBE / JNA | label | $CR = 1(C0) \downarrow$ |
| No Zero | * JNZ / JNE | " $\rightarrow ZF = 0$ | * JNBE / JA | " | $CF = 0(C0) \downarrow$ |
| Sign | * JS | " $\rightarrow SF = 1$ | * JL / JNGE | " | Neither SF = 1 nor OF |
| No Sign | * JNS | " $\rightarrow SF = 0$ | * JNL / JGE | " | Neither SF = 0 nor OF |
| Overflow | * JO | " $\rightarrow OF = 1$ | * JLE / JNC | " | $ZF = 1$ if neither SF = 1 nor OF |
| No Overflow | * JNO | " $\rightarrow OF = 0$ | * JNL / JNC | " | $ZF = 0$ if at least one of SF & OF = 1 |
| Parity | * JP / JPF | " $\rightarrow PF = 1$ | * JNL / JNE | " | $ZF = 0$ if at least one of SF & OF = 1 |
| No Parity | * JNP | " $\rightarrow PF = 0$ | * JNL / JE | " | $ZF = 0$ if at least one of SF & OF = 1 |
| Below, not above carry, equal | * JB / JNAE / JC | " $\rightarrow CF = 1$ | | | |
| | * JNB / JAE / JNC | " $\rightarrow CF = 0$ | | | |

* loop E / loop Z
Equal / Zero

loopNE / loopNZ $\rightarrow ZF = 0$

not Equal / not zero

* INT 01 } Interrupt on overflow.

Type 4 interrupt.

| | Conditional | Syntax | Conditional | Label | CR = 1 (0) ZF = 1 |
|----------------------------------|-------------|-----------------|----------------------------|---|-------------------------------------|
| Zero | * | JZ / JE | label \rightarrow ZF = 1 | JBE / JNA Below Equal Not above | CF = 0 (0) ZF = 0 |
| No zero | * | JNZ / JNE | " \rightarrow ZF = 0 | JNBE / JA Not Below Equal Above | Neither SF = 1 nor OF = 1 |
| Sign | * | JS | " \rightarrow SF = 1 | JL / JNGE less Not greater Equal | Neither SF = 0 nor OF = 0 |
| No sign | * | JNS | " \rightarrow SF = 0 | JNL / JGE | |
| Overflow | * | JO | " \rightarrow OF = 1 | JLE / JNE (less than Equal) No carry | ZF = 1 or neither SF = 1 nor OF = 1 |
| no overflow | * | JNO | " \rightarrow OF = 0 | JNLE / JE Not less than Equal | ZF = 0 (0) at least anyone |
| Parity | * | JP / JPE | " \rightarrow PF = 1 | | SF & OF = 1 |
| No parity | * | JNP | " \rightarrow PF = 0 | | |
| Below, not above Carry, equal | * | JB / JNAE / JC | " \rightarrow CF = 1 | | |
| | * | JNB / JAE / JNC | " \rightarrow CF = 0 | | |

* loop E / loop Z

Equal / Zero

\rightarrow ZF = 1 and equal

loopNE / loopNZ

not Equal / not zero

\rightarrow ZF = 0

(1)

Machine Control Instructions → Processor Control Instruction

* NOP {No operation} → performs nothing till 4 clock cycles.

* HLT {Halt} → stops the execution (syntax is same as written)

* WAIT → processor will be in present state until TEST = 0.

* ESC → {Escape} → free the system by for External Controllers like DMA.

* LOCK → for Peripherally devices.

↳ (bus lock) used as prefix with another instruction.

Prefix

* String

* String manipulation instructions

* REP. {Repeat}

* MOVSB / MOVSW

* CMPSB / CMPWB

* SCASB / SCASW

* LODSB / LODSW

* STOSB / STOSW



* REP: {Repeat} → REPE / REPZ {E=Equal; Z=Zero; N=Not}

REPNE / REPNZ

* used as prefix to other instruction.

* It repeats the other instruction until CX = 0, {Count = 0}

* MOVSB: → Move String byte / Move String word



$$P.A = 10 * DS + [SI] \quad ; PI = 10H * EI + DI$$

Ex:

MOV SI, 1000H

MOV DS, 2000H

MOV CL, 05H.

MOV AL, [SI] $\Rightarrow AL = 1$.

Up:) Mov [DI], AL.

Jnc SI

Jnc DI

CLD

loop up.

REP MOVSB / MOVSW.

Jnt 03H.

Jnt 03H.

* CMPSB / CMPSW { Compare String Byte / String Word } \Rightarrow

* (i) DS : SI

SI₁

ES : DJ

SI₂.

* (ii) length of string = CL/CX.

* (iii) SI₁ = SI₂ $\Rightarrow ZF = 1$

SI₁ \neq SI₂ $\Rightarrow ZF = 0$.

Syntax:

REPE CMPSB / CMPSW.

* SCASB / SCASW { Scan String byte / Scan String word } \Rightarrow

* (i) ES : DJ

AL / AX

(PMC) \rightarrow stored in ES pointed to DI
 \downarrow stored in AL.

* (ii) length of string = CL/CX.

* (iii) If there is any match \Rightarrow Stop the Execution.

OK \Rightarrow Continue.

Syntax: REPNE SCASB / SCASW.

* LODSB/LODSW \Rightarrow {load string byte / load string word}.

* Loads a byte or word ~~into~~ to AL or AX to stored in DS:DJ.

* AL/AX \leftarrow SJ

* (i) CLD \Rightarrow SJ is incremented

* (ii) SJ is ^{incremented} updated by 1 if LODSB.

a " " " 2 " LODSW.

* STOSB/STOSW {store string byte / store string word}: \Rightarrow

* Store AL/Ax to string ES: DJ.

AL/Ax \rightarrow DJ.

* (i). CLD \Rightarrow DJ incremented.

* (ii) DJ is ^{updated} incremented by 1 if STOSB

a " " " 2 " STOSW.

* 080418 *

ASSEMBLER

DIRECTIVES:

1. DB {definite byte} :> {1 byte}

* Format :> Variable name DB Value1, Value2, ... ValueN

* Operation:

Eg: Num DB 05H

ARR DB 01H, 02H, 03H, 04H, 05H.

2. DW {definite word} :> {2 bytes}

* Format :> Variable name DW Value1, Value2, ... ValueN

* Eg: Num DW 1234H

ARR DW 1234H, 5678H, CA09H.

3. DQ {define quad word} :>

{4 words -> 8 bytes}

* Format :> Variable name DQ 12345678H Value1, Value2, ...

* Eg: Num DQ 12345678H

4. DT {define Ten Bytes} :> {10 bytes}

* Format :> Variable name DT Value

* Eg: Num DT 123456789AH.

5. ASSUME {Assume logical name to segment} :>

* Format :> Assume Segment Register : Segment Name, Segment Register : Segment Name

* Operation: Giving name to segment register

* Example: Assume CS:CODE, DS:DATA.

6. * ENDH {end of the program}

* format: (i) END
(ii) END LABEL

* operation: End of the program.

7. * ENDS {end of the segment}

* format: Segment name, ENDS:

8. * PROC {start of the procedure}

* format: Procedure name PROC NEAR / FAR

* operation: Start of the procedure

* Eg: FACT PROC NEAR → with in the segment so NEAR.

RET {Returns to main program}

FACT ENDP. {end of the procedure}

9. Endp.:

Procedure name Endp.

*
* Dup : {Duplicate}

* Format : Variable name Datatype num Dup(Value)

* Operation : To initialize memory location & assign values to the memory location.

* Eg : Num DB dup(10) dup(00H)

Initialize 10 memory locations with 10 zeros.

Num DB 5 dup(01H), 90H.

01H 01H 01H 01H 01H 90H

* 11. EQU : {Equate}

* Format : (i) Variablename EQU Value

* (ii) Stringname EQU 'String'

* Eg :
* (i) Expr EQU

$$\left(\frac{A_1 + A_2}{2} \right) / 3$$

* (ii) PI EQU 22/7

* 12. PTR : {Pointers}

* Format : Datatype PTR

* Eg : MUL BYTE PTR [SI]

Ex-1

LEA SJ, Cooney

Mov Al, [ij]

MUL AL

MUL BYTE, PTR CS:[I]

ADD DX, AX

* 1010118 *

*13 ORG (originate) :-

*i) ORG Numeric value

*ii) ORG \$ + numeric value

Operations

To give or assign value to the location Counter.

*Ex: 7

ORGY

ORG 3000H

Nurm 01H, 05H, 09H

OI is stored in 3000H

05 is stored in 3001H

09 y stored in 3002H

*14 Even {align even mem-address};

* Format \rightarrow Even

FFFFPH

FFFFE1H

0000H

0000H

odd band

even band

- * To access data at Even address it takes only one bus but for to access data at odd address it takes 2 buses

* Operation:

Data segment

num db 05H.

Even

num dw 1234H, 5678H, 1122H, 3388H.

Data end.

* Offset:

* Format:

Offset + Variablename

* Eg.:

Data segment

list dw 1234H, 5678H, 1122H, 9999H.

Data end.

Code segment.

Mov AX, list

Mov DS, AX

XOR AX, AX

CFA SI, list

(D) Mov SI, OFFSET list.

* 16. Label:

* Format: labelname label label type.

* Operation:

gives name to current location Counter.

If we use it in Data segment then the label type will be

BYTE / WORD

Code segment " " " " 4

*17. MACRO :- {external}

* Format :-

(i) for DS :- EXTRN Variable1 : datatype1, Var2 : datatype2, ...
(ii) for CS :- EXTRN label1 : Macro/fog, label2 : Macro/fog, ...

* Operation :-

Can be used in other modules if declared as external in one module. But the variables must be specified as public in other module.

*18. Public :-

* Format :-

(i) PUBLIC Var1, Var2, ..., for DS

(ii) PUBLIC LABEL1, label2, ..., for CS

*19. MACRO :- {Start of a Macro}

* Format :-

(i) MacroName

MACRO (argument1, argument2, ...)

Arguments are optional.

* Operation :-

* Set of instructions which are used repeatedly can be put in Macro.

*20. ENDM :- {End of the Macro}

* Format :- * DISP MACRO MSG
=====
ENDM

*PROCEDURE & MACRO:-

Procedure

*1. No. of repeated instruction

are less

*2. Execution time is less

*1. less

*2. more

*3. it takes less memory

*3. more memory

*4. CALL & Return instructions
are used

*4. Accessed by its name

*5. Assembly directives used are

PROC, ENDP

*5

MACRO & ENDM

*6. It uses stack

*6 it doesn't

*7. Parameters are passed in
the form of register, memory,
Pointers, Stack

*8. Arguments in the form of

12 10 11 18

UNIT-II

ASSEMBLING LEVEL PROGRAMMING OF 8086 AND INTERFACING

| Signal descriptions of 8086 :- | |
|---|---|
| (I) Common signal ports both min or maxi mode {32 pins} | (II) min mode configuration Signals {8 pins} |
| mode | GND - 1 |
| AD14 | - 2 |
| AD13 | - 3 |
| AD12 | - 4 |
| AD11 | - 5 |
| AD10 | - 6 |
| AD9 | - 7 |
| AD8 | - 8 |
| AD7 | - 9 |
| AD6 | - 10 |
| AD5 | - 11 |
| AD4 | - 12 |
| AD3 | - 13 |
| AD2 | - 14 |
| A01 | - 15. |
| A00 | - 16 |
| NMI | - 17 |
| INTR | - 18 |
| CLK | - 19 |
| GND | - 20 |
| 8086 | |
| | 40 - VCC (+5V) {8 pins} |
| | 39 - AD15. |
| | 38 - A16/S3 |
| | 37 - A17/S4 |
| | 36 - A18/S5 |
| | 35 - A19/S6 |
| | 34 - BHE / S7 |
| | 33 - MN/MX |
| | 32 - RD → min mode {MN/MX = 1} (RQ / GTO) → max mode (RQ / GT ₁) {MN/MX = 0}. |
| | 31 - HOLD (RQ / GTO) |
| | 30 - HLDA (RQ / GT ₁) {MN/MX = 0}. |
| | 29 - WR (LOCK) |
| | 28 - M/IO (S ₂) |
| | 27 - DT/R (S ₁) |
| | 26 - DEN (S ₀) |
| | 25 - ALE. (QS ₀) |
| | 24 - INTA (QS ₁) |
| | 23 - REA/TEST |
| | 22 - Ready |
| | 21 - REJECT |

* We have total 20 address bits & 16 data bits for 8086.

* A₀ - A₁₅ → 16 Address & 16 data busses.


Pin no 33, $A_{16/S3} - A_{19/S6}$ → 4 Address bus & 4 Status bus
 $MN/MX = 1 \Rightarrow$ min mode is selected (i.e., V_{CC})

$MN/MX = 0 \Rightarrow$ max mode is selected (i.e., GND)

* Bidirectional Address / Data (AD) Bus,
 * (A₀ - A₁₅) → D₀ - D₁₅, It is multiplexed data bus (time multiplexed). i.e., Address & data are sent.

* During T₁ clock cycle

T₂, T₃, T₄ " "
 A₀ to A₁₅ are available {No data}
 D₀ to D₁₅ " "
 " {No address}



* (A_{16/S3} to A_{19/S6}) :

* During "T₁", A₁₆ - A₁₉ address bits are available.

* During "T₂, T₃, T₄" S₃ - S₆ status data bits are available.

* S₃ & S₄ → Indicate which segment is used to generate the physical address (20 bit).

| S_4 | S_3 | Segment |
|-------|-------|------------|
| 0 | 0 | ES |
| 0 | 1 | SS |
| 1 | 0 | CS or none |
| 1 | 1 | DS |


"none" is for I/O operations.

* $S_5 \leftrightarrow$ Status of Interrupt Enable flag {whether IF is enabled or disabled}.

* $S_6 \leftrightarrow$ always zero & not used.


* $NMI \leftrightarrow$ (non maskable interrupt)

* Edge triggered Interrupt.
(+ve).



* $INTR \leftrightarrow$ Interrupt Request. (maskable interrupt)

(+ve)
* Level triggered interrupt.



* $CLOCK \leftrightarrow$ * Clock

* $\overline{BHE}/S7 \leftrightarrow$ {pin 34}

for $34=0$ * Bus high enable {BHE} during T_1 it is activate.

for $34=1$ * S7 status bus is enable during T_2, T_3, T_4 .

* BHE enables higher data bus i.e.. D8 to D15 during read or write operations.

* S7 is always 1. {not used}.

* RD :- (Read) $\{ \overline{S2} \}$

* Active low & an op signal

* If $S2=0 \Rightarrow$ If $\overline{RD}=0$ it reads data from the external peripheral devices.

* RESET {21} :-

* If $21=1$ then all the registers are initialized to zero except CS.

* CS is initialised to FFFFH.

i.e. 8086 starts its execution from "FFFFOH".

* READY (22) :-

* I/p to 8086

* To know whether the I/O devices are ready to perform I/O operation.

* TEST (23) :-

* To synchronise the External devices.

* TEST = 0 then

Processor is in wait state until $\overline{\text{Test}} = 0$

i.e. it performs nothing in wait state.

* RD \Rightarrow (Read) {Pin 32}

* Active low & an output signal

If $32=0 \Rightarrow$ If $\overline{RD}=0$ it ready data from the External
peripheral devices.

* RESET {21} \Rightarrow

* If $21=1$ then all the registers are initialized to
zero except CS.

* CS is initialised to FFFFH.

i.e., 8086 starts its execution from "FFFFOH".

* READY (22) \Rightarrow

* If to 8086

* To know whether the I/O devices are ready
to perform I/O operation

* TEST (23) \Rightarrow

* To synchronise the External devices.

* TEST = 0 then

Processor is in wait state until $\overline{\text{Test}}=0$

i.e., it performs nothing in wait state.

* II Minimum mode pins \Rightarrow ~~minimum pins required~~

* HOLD {8})

* HOLDA {30})

* WR {29})

* M/I \bar{O} {28})

* DT/R {27})

* DEN {26})

* ALE {25})

* INTA {24})

* Hold & HOLDA are used when an external device.

Requesting the 8086.

* WR {write} \Rightarrow Perform write operation to the peripheral devices.

* M/I \bar{O} {28})

If 28=1 \Rightarrow memory operations {write/read}

If 28=0 \Rightarrow IO operations {write/read}

* DT/R {27})

* If 27=1 \Rightarrow Data is transmitted.

* If 27=0 \Rightarrow Data is received.

* DEN {26})

* If 26=0 \Rightarrow Enables the transceivers. (It receive & transmit the data)

* ALE {25}) (Address latch enable)

* If 25=1 \Rightarrow It latches the address during

i.e., ALE = 1; Address lines are separated from Address-data bus & address-status bus. i.e., demultiplexing is done.

If ALE = 0 \Rightarrow No demultiplexing is done.

* INTA {24} \Rightarrow Interrupt Acknowledge.

\Rightarrow If S1=0 * Sends Interrupt acknowledge when there is an interrupt from peripheral devices.

* 18/61/18*

* II

* III

Maximum mode pins * These pins are active when "S3=0"

* RQ/GTO ; RQ/GT1

(31)

(30)

LOCK

(29)

S₂

(28)

S₁

(29)

S₀

(26)

Q₅₀

(25)

Q₅₁

(24)

Request/Gotent

| Request/Gotent | | | Type of machine cycle | | Status of instruction queue during previous clock cycle. |
|----------------|---|---|-----------------------|--|--|
| 0 | 0 | 0 | Interrupt acknowledge | | |
| 0 | 0 | 1 | I/O Read | | |
| 0 | 1 | 0 | I/O write | | |
| 0 | 1 | 1 | Halt | | |
| 1 | 0 | 0 | Instruction fetch | | |
| 1 | 0 | 1 | Memory read | | |
| 1 | 1 | 0 | Memory write | | |
| 1 | 1 | 1 | Passive (inactive) | | |

Address-data by
placing is done

| QSI | QSO | *function* |
|-----|-----|---------------------------|
| 0 | 0 | Queue is idle |
| 0 | 1 | 1 byte of opcode |
| 1 | 0 | Queue is Empty. |
| 1 | 1 | Subsequent byte of opcode |

* code an ALP to perform addition of two 3x3 matrices

Program

Assume CS:Code, DS:Data.

Data Segment.

num1 db 02H, 03H, 04H, 05H, 06H, 07H, 08H, 09H.

num2 db 01H, 02H, 03H, 04H, 05H, 06H, 07H, 08H, 09H.

num3 db ? 02 04

Data Ends

Code

Data segment

Start:

MOV AX, data

MOV DS, AX

XOR AX, AX

LEA DI, num2

LEA SI, num1
MOV CL, 09H
MOV CL, 09H

LEA BX, SI, SI, num1

Up: MOV AL, [SI]

LEA DI, [DI]

MOV BL, [DI]

MUL BL, 09H

Add AL, BL

Mov CL, AL

JNC SI

JNC DI

DEC CL

JNZ up

LEA SI, num1

LEA DI, num2

LEA BX, num3

up: MOV AL, [SI]

MOV AL, [DI]

MOV [BX], AL

JNC SO

JNC DO

JNC BX

Loop up

i.e when "33=0"

, QSO, QSI,

(25) (24)

status of instruction
queue during

Previous clock
cycle.

Up: mov, AL, [SI]

Add AL, [DI]

* Perfect square root of a given number */

Data segment

Start:

Mov AX, Data

Mov DS, AX

XOR AX, AX

Mov DL, 25H

Mov BL, 01H

Mov AL, 00H

Up: Sub DL, BL

Inc BL



Inc BL

Inc AL

JZ 4



19/01/18

*Demultiplexing of 8086 bytes :-






* Buffering of 8086 buses:


Control Bus demultiplexing
{CB}



Data Bus demultiplexing,
{DB} D.B.




Multiplexing




Multiplexing

D. B.



- * Drawing T_1 , $DTR = 0 \Rightarrow$ data is not transferred. e.g. it's clearing through and the machine cycle.
- * DEN is also not enabled during T_1 .
- * Read operation is not enabled during T_1 .
- * Address bus $A_{15} - A_0$ are separated from $AD_{15} - AD_0$.
- * also BHE is separated from BHE/SB .
- * Drawing T_1 , $A_{19} - A_{16}$ are separated from $A_{16/13} - A_{19/SB}$.
- * \overline{RD}

If $m/J_0 = 1$ e.g. now if $m/J_0 = 0$.
 J_0/J_0 is also suitable during T_1 to T_4 e.g. it is high



* minimum mode cycle - timing diagram

* Read cycle

* T₀:

* ALE is disabled.

* S₃-S₇ are separated from A₉/S₈ - A₆/S₃ & BHE/S₉.

write cycle

* Address /data bus is twisted. (until IO device puts the data on data bus).

* Read is Enabled. (initiated)

* DEN is active. (enable the transceiver).

* DT/R = 0 \Rightarrow data is received.

* T₁:

* Initiate. Continue here also until it gets the data from IO device on data bus.

* until it get the valid data, it is in wait state.

* T₂:

* Data is available on data bus, so read operation takes place.

* After read operation is completed & again address/data bus will be twisted. & after that DT/R = 1 \Rightarrow data will be transmitted.

know


* Physical memory organization of 8086

* 1MB → Even bank (512KB) ← Ao
Odd bank (512KB) ← BHE

* Input p


| | | Bank selection & Type of data transfer |
|-----|----|--|
| BHE | Ao | |
| 0 | 0 | Two banks & 16 bit |
| 0 | 1 | Odd bank & 8 bit |
| 1 | 0 | Even bank & 8bit |
| 1 | 1 | none & no data transfer |

* ii



* Output

* I/O Interfacing →




* I/O data transfer is done by "PORTS"

* Input port & Output port

* Input port

* To ready the data from input device.

* "Tristate-buffer" is an ex of i/p port.




* i/p data is placed
on data bus of 8086.
If EN is enable.

* Instruction used to read the data is "RD".

* Output port

* To send data from 8086 to o/p devices.

* "latch" is an ex of o/p port.



* Instruction used is "WR".

~~I/O Interfacing Techniques~~ * (i) I/O mapped I/O
(isolated I/O)

* (ii) Memory mapped I/O.

done by

int port

* I/O mapped I/O *

* 8 bit / 16 bit address is used to address the I/O devices.

* $2^8 / 2^{16}$ devices can be connected

* If direct addressing mode (A.M) 8bit address is used to address the I/O devices.

* If indirect then 16 bit

* IN & OUT instruction can be used to transfer data b/w 8086 & I/O device.

* $M/I_O = 0$.

* 16-address lines are decoded if indirect & 8-address lines if direct A.M

* 64 Kbytes are allocated for I/O mapped I/O.
Complexity involved
Composed to $M \cdot M_I/O$

* Memory mapped I/O *

* 20-bit address is used to address the I/O device.

* $2^{20} = 1MB$ devices can be connected

* memory related instruction used to transfer the data b/w 8086 & I/O device
Ex: MOV, LEA etc.

* $M/I_O = 1$

* 20-address lines are decoded


* More hardware complexity involved.

10 *

is used to
device.

es can be Connected


functions are
the data b/w
etc.




* Features of 8255 :-

→ ① * 40-pin DIP (Dual inline package).

→ ② *



∴ there are total 24 I/O lines.



* Modes of operation of 8255 :- mode
(Can be selected using Control port)

* (i) BSR mode (Bit Set Reset) * (ii) IO mode.

* (i) used to enable or disable port C pins.


* (ii) used to program Port A, B, C as I/O or O/P.

To modes

- mode 0 {Simple I/O mode} all 3 ports are i/p or o/p mode
- mode 1 {Handshaked I/O mode}
- mode 2 {Bidirectional I/O mode}

- * PA, PB, PC can be programmed in mode 0
- * PA, PB " " " mode 1 & PC
- * is used as handshake (Synchronizing)
- * PA " " " mode 2 & PB, PC

* 8255 PPI ARCHITECTURE




• all 8 ports are I/O or O/P modes
• mode}

2) & PC

- & PB, PC


8255 Interfacing to 8086

26/11/18




PC0-PC7


~~* * control words formats of 8255~~



i) BSR : Bit Set Reset of PC + Bit selection of BSR



Eg.: Set PC3



| 0 1 - PC5
 | 1 0 - PC6
 | 1 1 - PC7

Ex: TO set PC3
FOR

0 X X X 0 1 1 1

0000 0 11 1
0 7

07h


P_B
J/O selection

1 - J/P

0 → O/P

P_C (LOWEST)

(ii) JO mode:



1 - JInput
0 -> Output