with an Example. Algorithm Booth used for Multiplying Signed a's Complement numbers, it Algorithm Booth Multiplication Algorithm. is Gallad Multiply Multipliand in BR Multiplier in QR ACKO an+1+0 scen (Qn) =01 =10 Qn+ ACK ACTBR ACK ACTBRY ashr (AC,QR) SCESC-1 40 =0 Multiplication is ended END BR -> Multiplicand in Signed als Complement QR -> Multiplier in Signed 215 Complement sor includes sign bits. Result in AC& QR. BR

Example:

Multiplicand →-9

BR = 10111


Multiplier -> -13

QR=21s Compleme

QR = po 11

		,		QR 10011	Qn+l	sc
Qn Qn+1			+c		0	101
_		Initial	00000	70011		
2	10	Subtract BR ashr (AC, OR)	00000	1(00)	(	100
	11	ashr(ACIDR)	rosy 00010 nooto	01100	1	011
	DI	add(AC+BR)	10111			
		ashr(Acror)	11001	10110	0	010
	00	ashr(AC/QP)	11110	01011	0	001
	10	AC+原+1 ashr	01001 11110 100111 Disard	1010		000.
		(	I	i.	-	

Result 
$$\Rightarrow$$
 ACIOR  
=> 0001110101  $\Rightarrow$  (117)10.  
 $\Rightarrow$  (-9)x (-13) = +117



Any block of main memory an be placed in any of the state of the stored in a location.

Gathe memory, word is the data stored in a location.

Block is to be brought into ache memory, one block of a of the state of

In Cache memory, some no of blocks are taken as a set.

Here, two blocks are taken as a set.

128 blocks = 64 sets.

Block 0,64,128,-4032 of main memory are placed in Set of a Gache Memory. If the tag bit matches of a set matches with tag bit of Main memory, address is the required word.

That set contains they are two blocks.

Ex: if set 0, Block 0 (oi) Block 1 are in set 0,

if set tag bits in sets o matches with tag bits in Main memory,

then word required is present.

Sex 3 in briefly Different modes of Iransfer. data is transferred from ile device to memory à from mem olp device with (on) without cpu. with processor, ilp to processor, processor to memory. memory to processor, processor to ofp device is transferred. Without Processor, directly transferred Stores Its to blw Ilo a memory 3 modes of Transfer: 1. Brogrammed Ilo: through CPU. If CPU is just device a ITO is slow device, CPU should continuely check whether—the device is ready to transfer data or not. By this, CPU time is wasted and not efficiently used. 2. Interrupted initiated Ilo: To overcome this interrupt initiated I/o is used in which we are using interrupt facility where the interface interrupts CPU whenever olevice is ready to perform data transfer.

Mean while, CPU Can be used to execute another program. Then, CPU need not Continously check whether device is ready or not. 3. DMA -> Direct Memory Access: Directly transfering data Hw Ilo D memory without Processor. 4. Explain Input Output Processor: Purpose of IO processor is to perform data transfer b/w Memory and peripheral devices i.e., Ilo devices, when No JOP, CPU transfers data from memory to IO clevice. Peripheral device

