

2/8/12




## UNIT - 3

Metal layer - blue (power supply, i/p & o/p lines)




p-diffusion layer - yellow

n-diffusion layer - green

polysilicon (gate connection) - red




→ If diffusion crosses polysi, it is a transistor.




### Steps to draw stick diagram:

- 1) Draw power supply lines (in blue)
  - 2) Draw demarkation line with brown colour
  - 3) X for power supply connection (well contact & substrate contact)
- CMOS Inverter:


### Schematic:



### Stick Diagram:




Layout:




NMOS Inverter:


Schematic:



Stick Diagram:



Layout:






### CMOS NAND GATE :




Layout:




NMOS NAND GATE:

$$y = \overline{A \cdot B}$$




Stick diagram:







Layout:



CMOS NOR gate:




Stick Diagram:



red - polysilicon  
 green - N-MOS  
 yellow - P-MOS  
 blue - metal  
 black - contact line



Layout:




CMOS XOR GATE:

$$Y = \overline{A}B + A\overline{B}$$

$$\overline{Y} = \overline{\overline{A}B + A\overline{B}} = \overline{\overline{A}B} \cdot \overline{A\overline{B}} = \overline{\overline{A}}\overline{B} + A\overline{\overline{B}} = A\overline{B} + \overline{A}B$$

XOR + Inverter = XNOR

Schematic:



For complete ckts, for drawing stick diagram,  
we follow Euler's path method (to reduce area)




→ In Euler's method,  
each transistor is a branch  
each connection is a node.

→ We need to choose a path such that (there are no repeated loops, branches)

→ Both PMOS & NMOS should have same path.


Euler's path:

For PMOS




$\overline{A}\overline{B}BA$

For NMOS




$\overline{A}\overline{B}BA$

Stick Diagram: (Draw according to path)








Layout:



CMOS XNOR gate:


$$Y = \overline{A}B + A\overline{B}$$

$$Y = \overline{\overline{A}B + A\overline{B}} = \overline{A\overline{B} + \overline{A}B}$$






### Stick Diagram:




### 3-input NAND gate using NMOS design style:

#### Schematic:



#### Stick Diagram:







12/5/18

## 2-Input OR gate using CMOS:


Schematic:



Stick Diagram:





pseudo N-mos logic:






In order to overcome delay & area we use pseudo-NMOS logic. There will be static power dissipation.



Pseudo logic - NAND gate :



pseudo NMOS logic


→ no. of transistors / area ↓

→ gate capacitance ↓

→ delay ↓



Q) Implement 3 input NAND gate using dynamic CMOS logic



$clk = 0 \rightarrow$  pre charge phase  
 $clk = 1 \rightarrow$  evaluation phase

$\rightarrow$  Interface b/w circuit & layout is stick diagram.