

IC Assignment

## ① Comparison of CMOS and TTL logic families

There are several factors to consider in TTL/CMOS interfacing, and the first is noise margin. The low-state DC noise margin depends on  $V_{Omax}$  of the driving output and  $V_{Imin}$  of driven input, and equal.  $V_{Imin} - V_{Omax}$ . Similarly, the HIGH-state DC noise margin equals  $V_{OHmin} - V_{IHmin}$ .

For example, the low state DC noise margin of HC driving TTL is  $0.8 - 0.83 = 0.47V$  and high state is  $3.84 - 2.0 = 1.84V$ . On the other hand, the high state margin of TTL driving HC or AC doesn't work.




The next factor to consider is fanout. As with pure TTL designer must sum input current requirement of devices driven by an output. When TTL drives CMOS, since CMOS input requires almost no current in either state. On the other hand, TTL  $i_p$ , especially in the low state.

The last factor is capacitive loading. We seen that load capacitance increases both the delay and power dissipation of logic circuit.

② Ring Counter:

The simplest shift register counter uses an n-bit shift register to obtain a counter with n states, and is called a ring counter. The 74194 universal shift register is wired so that it normally performs a left shift. However, when RESET is asserted, it loads 0001. Once RESET is neglected, the 194 shifts left on each clock tick.

The ring counter has one major problem, it is not robust. If its single output is lost due to a temporary hardware problem.






## Johnson Counter;



An  $n$ -bit shift register with the complement of serial output fed back into the serial input is a counter with  $2n$  states and is called a twisted ring, Mobius or Johnson counter.

State name	$Q_3$	$Q_2$	$Q_1$	$Q_0$	Decoding
$S_1$	0	0	0	0	$Q_3' \cdot Q_0'$
$S_2$	0	0	0	1	$Q_1' \cdot Q_0$
$S_3$	0	0	1	1	$Q_2' \cdot Q_1$
$S_4$	0	1	1	1	$Q_3' \cdot Q_2$
$S_5$	1	1	1	1	$Q_2 \cdot Q_0$
$S_6$	1	1	1	0	$Q_1 \cdot Q_0'$
$S_7$	1	1	0	0	$Q_2 \cdot Q_1'$
$S_8$	1	0	0	0	$Q_2 \cdot Q_2'$



Self-correcting 4 bit, 8-State Johnson Counter

③ Carry look ahead adder and MSI adder logic diagrams & IC.




④ Design a 5-bit comparator using IC 7485.

$$A = A_4 A_3 A_2 A_1 A_0$$

$$B = B_4 B_3 B_2 B_1 B_0$$


Comparing starts from MSB's of given ip number. If MSB's are same, we compare next significant bits. It can be designed using 1-bit and a 4 bit comparator.



⑤ Design a 3-bit up/down counter and represent its IC. 3-bit up/down counter can be represented with 555 timer and using JK flipflop.

→ This ckt using JK flipflop configured to operate as toggle (or) T-FF giving a count of zero (000) to 111 back to 000 again.


→ An additional ip determines the direction of count, either up (or) down the timing diag gives an example of counter operation as this up/down ip changes state.



Count	up Mode		
State	Q <sub>A</sub>	Q <sub>B</sub>	Q <sub>C</sub>
0	0	0	0
1	0	0	1
2	0	1	0
3	0	1	1
4	1	0	0
5	1	0	1
6	1	1	0
7	1	1	1

Count down mode			
State	Q <sub>A</sub>	Q <sub>B</sub>	Q <sub>C</sub>
7	1	1	1
6	1	1	0
5	1	0	1
4	1	0	0
3	0	1	1
2	0	1	0
1	0	0	1
0	0	0	0

Mod-60: Here for, mod-60 BCD counter, we use two 7490 counter. In this counter, counting is from 0 to 59.



Mod-100: For mod-100, counting is from 0 to 99. Here cascading 3 4490 2cs in which Qd of 1st goes to 14<sup>th</sup> pin of 2<sup>nd</sup> and Qd of 2<sup>nd</sup> goes to 14<sup>th</sup> pin of 3<sup>rd</sup>.

