

← Processor.

registers ⟶ to hold operands.

* Connections between the processor and the memory *

* MAR → memory adress Register, Contains the adress of memory location which has to be accessed

* MDR → memory data register, Contains the data written in to the memory or the data that should read from the memory.

* PC → Program Counter, Contains address of next memory that has to be Executed.

* IR → Instruction register, Contains intruction that should be executed currently.

* CU :- Same definition.

* ALU :- Same definition

* Address should be transfered from MAR to memory is uni-directional.

*→*MAR, MDR, PC, IR are Specialised register

* The program that is executed by the processor, when there is a interupt from IO device is called Interupt - Service - Routine (ISR)

* At this time, it stops the present program of Normal programs and saves the data to the memory (from registers) & ~~the~~ responds to the ~~refer~~ interupt of request of IO device.

* After Completion of ISR it will go to Normal Program execution.

* Bus Structures:-



* Bus is u
device.
* It Cont
* transfer
∴ we
all
* Speed of
busse
* But
* IO
Spee
to
* D
* As th
Bu
* when
the

{ Processor transfers the data to Buffer register by character by character }.

22/06/17

* Software :->

→ * Compiler Converts high level language to machine level language.

→ * text Editor is used for Entering & Editing the application programs.

→ * O.S Performs several functions like transfering data between memory & disk

* it allocates space in memory & disk for programs & dat

* it is used for handling IO operations

* Performance :->

* Time taken to fetch the data from main memory is more. when Composed to the time taken by the processor to fetch from Cache memory.

* Data which is used to do repeatedly they are fetched from Cache memory by processor.

* Processor clock :→

* Processor circuits are Controlled by a timing signal called Clock

* The action that to be performed using some instructions are divided into number of basic steps.

* Such that Each basic step will have to be Completed by/ with in one clock cycle.

* Clock freq is of the order of 500MHz - 1.25 GHz.

* Basic performance Equations :→

* N → no of machine language instructions that are to be executed.

* S → avg no. of basic steps needed to Execute an instruction.

* R → clock rate or clock frequency.

* T → program execution time

$$T = \frac{N \times S}{R}$$

* "R" should be high to have "T" small/less.

* Pipelining & superscalar operation;->

* Fetching the next instruction by processor while the present instruction is being executed is called Pipelining.

* Processor containing multiple functional units that is called as superscalar processor.

* Add R1, R2, R3

Operands present in R1 & R2 are given to i/p of ALU & stored in R3.

If the next instruction is also to add, then those operands will be transfered to i/p of ALU while the result is being stored in "R3" (Pipelining).

* Clock rate :- / Clock frequency

* Increasing clock rate ~~by~~ increases speed.
* In order to increase the clock rate, we have to use high technology IC.

* If the processing done by basic step decreases then Clock rate increases i.e. Clock period decreases.

* Instruction Set :-

* CISC & RISC → Reduced ISC (uses simple instructions)
↓
→ Complex Instruction set Computers
(Complex instructions)

→ * No. of instructions for RISC will be more. i.e., N is more
=> S is less
* No. of instructions for CISC will be less i.e., N is less
→ S is more.

→ * CISC when is Combined with pipelining it gives the best performance.

* RISC Combined with pipeling is Easies to implement.

* Compiler :-

* it Converts high to machine level language

* it Can Compile into a fewer instructions.
∴ Speed will be more

* it can rearrange the instructions to improve the performance

* Performance measurement :-

SPEC rating = $\frac{\text{Running time on the reference Computer}}{\text{Running time on the Computer under test}}$

System Spectrum Evolution Co-operation.

overall ~~Spectrum~~ Spec rating is given by

$$\text{SPEC rating} = \left(\prod_{i=1}^{k} \text{SPEC}_i \right)^{1/n}$$

n → no of programs that are Run



Parity generator Parity checker.

* Error detection with odd parity bit.

29/06/17

* Problems *

*I) Convert the following binary numbers to decimal number.

*i) $(101110)_2$.

*sol) $(46)_{10}$

*II) Convert the following numbers with indicated bases to decimal