

Address Instruction

ADD R1, A, B

ADD R2, C, D

MUL X, R1, R2

$R1 \leftarrow m[A] + m[B]$

$R2 \leftarrow m[C] + m[D]$


$M[X] \leftarrow R1 * R2$

09/08/17

*Addressing modes :-

* Addressing mode specifies the way operand or effective address is determined.

* The mode field in the instruction format will be indicating the addressing mode



* INSTRUCTION Format with MODE FIELD *

* In the implied code the definition of the instruction call specifying the location of the operand.

* In the Instruction Complement accumulator (CMA) the operand present in the accumulator is complemented.
 Ex for implied mode.

* In CMA we need not specify the location of the operand

* In the implied mode instruction address field will not be Existing.

② * Immediate mode :-

* In this mode operand is specified in the instruction.

③ * Register mode :-

* Operand is contained in the register specified in the instruction.

④ * Register indirect mode :-

* The address of the operand is contained in the register in the specified in the instruction.

* ⑤ Auto-increment, Auto-decrement mode :- {comes under ④}

* Register is incremented after the execution of the instruction.

* Register is decremented ^{Prior} ~~after~~ to the execution of the instruction

* (6) Direct addressing mode :-

* The address part of the Instruction indicates the Effective address.

* (7) Indirect address mode :-

* The address part of the Instruction indicates the address of the Effective address.

* (8) Relative Address mode :-

* The Effective address is given by adding the content of the program Counter to the address part of the Instruction.

* (9) Indexed addressing mode :-

* The Effective address is given by adding the content of Index registers to the address part of the Instruction.

* (10) Base register Addressing mode :-

* The Effective address is given by adding the content of Base register to the address part of the Instruction.

31) $A * B + C * D$ { using reverse polish notation }

32) $AB * CD * +$

$$* (A+B) * [C * (D+E) + F]$$

$$* (A+B) * [C * (D+E) * F +]$$

$$* (A+B) * [C * (D+E) * F +]$$

$$Eg: (3 * 4) + (5 * 6)$$

$$3 * 4 \quad 5 * 6$$

33) 4 are inserted

as operation is multiplication, the last 2 digits are popped, they are multiplied and result is stored in stack

$$\Rightarrow 3 * 4 = 12$$

5, 6 are inserted

11) 5, 6 are multiplied & result is stored

$$\begin{array}{|c|} \hline 3 \\ \hline 5 \\ \hline 12 \\ \hline \end{array} \Rightarrow \begin{array}{|c|} \hline 30 \\ \hline 12 \\ \hline \end{array}$$

11) 30, 12 are added (last 2)

$$\therefore \text{Sum} = 42$$

Instruction formats :- IT contain diff fields such

→ address field, mode field, operation code field ...

↳ specifies the memory address or processor register
The no. of address fields in the Instruction format of a computer depends on organisation of its internal registers

station}

* Stack pointer (SP) is used to locate the top most filled location of the stack.

* Item that is read from the stack or the item that is return to the stack is contained by Data Register "DR"

* FULL = set when stack is full.

* EMPTY = SET when stack is empty

* In order to address the 64 locations we require 6bit address.

* Initially SP is at "0" & when 1st item is pushed it is inverted into 1 & after the 64th location is filled, the next item will be filled in location "0".

* When we are removing the items from stack, the last item will be removed first.

* Operations:

Push:

$SP \leftarrow SP + 1$ {increment SP}

$M[SP] \leftarrow DR$ {Transfers data from DR to SP}

If $[SP = 0]$ then $[FULL \leftarrow 1]$

EMPTY $\leftarrow 0$.

a & stack


hence, next instruction is transferred
as $PC \leftarrow PC + 1$ at T_1 active.

\Rightarrow INR should be enabled when T_1 active

02/08/17

*Flowchart for instruction cycle:->

SC \rightarrow Sequence Counter.



* $R \leftarrow CSHR$


* Arithmetic shift left Requires "R"

* $R \leftarrow ashr$

* Arithmetic shift right Requires "R"

* Arithmetic logic shift unit :-

* We can perform arithmetic & logic shift operations.



8 - arithmetic

4 - logical

S_3, S_2 determines logical operations

S_1, S_0, C_{in} determines type of arithmetic operations

2 - shift (logical)


1 - operation totally

Operation Select					Operation	Function
S_3	S_2	S_1	S_0	C_{in}		
0	0	0	0	0	$F = A \oplus B$	Toggle A
0	0	0	0	1	$F = A + B + 1$	Increment
0	0	0	1	0	$F = A + B$	Addition
0	0	0	1	1	$F = A + B + 1$	Add with Carry
0	0	1	0	0	$F = A + \bar{B}$	Subtraction with borrow
0	0	1	0	1	$F = A + \bar{B} + 1$	Subtraction
0	0	1	1	0	$F = A - 1$	decrement
0	0	1	1	1	$F = A$	Transfer A
0	1	0	0	X	$F = A \wedge B$	AND
0	1	0	0	X	$F = A \vee B$	OR
0	1	0	1	X	$F = A \oplus B$	XOR
0	1	1	1	X	$F = \bar{A}$	Complement A
1	0	0	0	X	$F = \text{Shift } A$	Shift right
1	0	0	1	X	$F = \text{Shift } A$	Shift left

*10m

*


*



* fig :- 4-bit binary adder *

{ C_0 - input carry }
{ C_4 - output carry }

* Binary adder - Subtractor :-



* fig :- 4-bit adder & subtractor

if $M=0 \Rightarrow B_0 \text{ XOR with } 0 = B_0$ { if carry

B_1 " " $0 = B_1$ $C_0=0$

B_2 " " $0 = B_2$ if $M=0$

B_3 " " $0 = B_3$

$S_0 = A_0 + B_0 + C_0$
 $S_1 = A_1 + B_1 + C_1$
 $S_2 = A_2 + B_2 + C_2$
 $S_3 = A_3 + B_3 + C_3$

If $M=1$; B_0 XOR with $1 = \bar{B}_0$

B_1 " " $1 = \bar{B}_1$

B_2 " " $1 = \bar{B}_2$

B_3 " " $1 = \bar{B}_3$

Costly i/p

$C_0 = 1$

If $M=1$

$$S_0 = A_0 + \bar{B}_0 + C_0$$

$$S_0 = A_0 + \bar{B}_0 + 1$$

$\Rightarrow S_0 = A_0 - \bar{B}_0$ for unsigned numbers
i.e. $S = A - B$ when $A \geq B$


$$\Rightarrow A + \bar{B} + 1$$

It is giving $A - B$ when $A \geq B$ for unsigned numbers

It gives 2's complement of " $B - A$ " for " $A < B$ "

* But for signed numbers it gives " $A - B$ " when there is no overflow (result exceeding size of the register)

* Binary Incrementer \rightarrow



* 4-bit Binary incrementer *
 \uparrow Result = $A + 1$
 $(A \rightarrow A_3 A_2 A_1 A_0)$

* 061
*adder

*1) Register by + by

*301

*2)

*501