->


All processors receive the same instruction from the control unit but operate on different items of data.

processing machines, however vector processors can also be seen as a part of this group.

MIMD architecture.
MIMD stands for multiple Instruction
& multiple Date stream!

In this all processors in a parallel computer can execute different instru-- ctions & operate on various duta at the same time.

In mimp peach processor has a seperate program of an instruction stream is generated from each program.



where, m= memory module

PE= processing element

CU= control unit

-

-

->

-3

mtmo architecture may be used in a number of application areas such as computer aided design.

Simulation modeling & as communication switches.

MIMD architecture with shared memory have processors which share a common central memory.

In the simplest form all processon are attached to a bus which conned them to memory.

SIMT architecture.

It stands for single Instruction multiple threads.

sIMT is an execution model used in parallel computing where single instruction impultiple data (SIMD) is combined with multithreading.

It is different form spmp in thattell instruction in all threads are ran in lock-step.

SIMT execution model has been implemented on several cipus & is relevant for general purpose computing on graphics processing units.

model width-Independent programming

It has serial like code.


a little help from compiler.

Kertuga

Page No. 4

Instruction.

each core has 14's own set of registers



Example.

instructions to improve the performance of multimpedia use

r perlage

Page No. 5

Limitections of memory system 02 Memory system & not processor speed is oftenn the bottleneck for many applications. memory system performance is largely captured by two parameters, latency & bandwidth. Latercy is the time from the issue of memory request to the time date is cevailable at the processor. 9 Bandwidth is recte at which doese cen be pumped to the processor memory latency: An example. consider a processor operating at 1 CHz (Ins clock) connected to 9 DRAM with latency of 100 ns (no caches). 2. Assume that the processor has two multiply add munits & is capcule of executing four instruction in each eycle of 1 ns. The following observations follow The peak processor rating is & aflops since the memory laterry is equal to 2

100 cycles & block size is one work.

made the processor must wait
the deute before it can process

@3.

-

Parallel computing.

Ts a type of computertion where many calculations or the enecution of processes are carried out simultaneously.

large problem can often be divided into smaller ones, which can then be solved of the same time.

It is one of type of computing architecture in which several processes Simulatenosly enercide multiple, smaller calculation proken down from an overall larger complex problem

Types of parallel computing

Bit level parallelism

It is the form of parentel computing which is hased on the increasing processors size.

to perom a teusk on large sized

Tellings.

2. Instruction level parallelism

A processor can only adress

less than one instruction bereau

clock apple phase those instructions

are be reordered & grouped which as

[afer on enecuted concurrently

sithout affecting the result of

program.

Task parallelism.

Task parallelism employs the docor-postion of a tersic into subters
f then allocating each of the
subtersts for enaction.