C335 Computer Structures

Memory Hierarchies (II)

Dr. Liqiang Zhang

Department of Computer and Information Sciences

Adapted from Morgan Kaufmann and others

Direct-Mapped Cache Terminology

- □ All fields are read as unsigned integers.
- □ Index: specifies the cache index (which "row" of the cache we should look in)
- Offset: once we've found correct block, specifies which byte within the block we want -- I.e., which "column"
- Tag: the remaining bits after offset and index are determined; these are used to distinguish between all the memory addresses that map to the same location

Issues with Direct-Mapped

Tag Index Offset

- Since multiple memory addresses map to same cache index, how do we tell which one is in there?
- What if we have a block size > 1 byte?
- Answer: divide memory address into three fields

		HEIGHT	WIDTH	1
tttttttt	ttttt	iiiiiiiiii	0000	
tag		<u>index</u>	byte	
to check		to	offset	
if have		select	within	
CORRECT BLOCK C335 Computer Structures	Liqiang Zł	block hang	block Indiana University	South Bend

Memory address: TIO

AREA (cache size, B)

= HEIGHT (# of blocks)


 $2^{(I+O)} = 2^{I} * 2^{O}$

* WIDTH (size of one block, B/block)



WIDTH (size of one block, Bytes/block, 2°)

HEIGHT (# of blocks, 2^l)



C335 Computer Structures

Liqiang Zhang

Indiana University South Bend

Caching Terminology

When we try to read memory,3 things can happen:

1. cache hit

cache block is valid and contains proper address, so read desired word

2. cache miss:

nothing in cache in appropriate block, so fetch from memory


3. cache miss, block replacement:

wrong data is in cache at appropriate block, so discard it and fetch desired data from memory (cache always copy)

Accessing data in a direct mapped cache

- Ex.: 16KB of data, direct-mapped, 4 word blocks
- Read 4 addresses
 - $1. 0 \times 00000014$
 - 0×0000001 C
 - $3. \quad 0 \times 00000034$
 - $4. 0 \times 00008014$
- Memory values on right:

Memory Address (hex) Value of Word



Accessing data in a direct mapped cache



■4 Addresses:

- 0x00000014, 0x0000001C, 0x00000034, 0x00008014
- 4 Addresses divided (for convenience) into Tag, Index, Byte Offset fields

```
      0000000000000000000
      0000000000
      0100

      0000000000000000
      000000000
      1100

      0000000000000000
      000000001
      0100

      0000000000000000
      000000000
      0100

      Tag
      Index
      Offset
```

16 KB Direct Mapped Cache, 16B blocks

□ Valid bit: determines whether anything is stored in that row (when computer initially turned on, all entries invalid)

<u> </u>	<u>mu</u>			0 4 5	0 0 1	^
Index	<u> </u>	ag	$0 \times 0 - 3$	0x4-7	0x8-b	0xc-f
0	0					
1 [0					
2	0					
3 [0					
4	0					
5 [0					
1 2 3 4 5 6	0					
7 [0					
_						
•••				•••		
1022	0					


1. Read 0x0000014

T 7	Tag field Valid		Index fie		
Inde	x Tag	0 x 0-3	$0 \times 4 - 7$	0x8-b	0xc-f
0 1 2 3 4 5 6 7	0				
1	0				
2	0				
3	0				
4	0				
5	0				
6	0				
7	0				
•••			•••		
1022	0				
1023	0				


So we read block 1 (000000001)

000000001 0100 Index field Offset Tag field **Valid** 0x4-70x8-b0x0-30xc-fIndex **Tag 1**234567 **1022**0 **1023**0


No valid data



So load that data into cache, setting tag, valid



Read from cache at offset, return word b



2. Read 0x0000001C = 0...00 0..001 1100

Tag field Valid_

Index field Offset

	X	Tag	0x0-3	0x4-7	0x8-b	0xc-f
0	0					
1	1	0	а	b	С	d
1 2 3 4 5 6	0					
3	0					
4	0					
5	0					
6	0					
7	0					
•••				•••		
1022	20					

10230

Index is Valid



Tag field Valid Offset Index field 0x4-70x8-b0xc-f $0 \times 0 - 3$ **Tag** Index b **1**234567 a C **1022**0 10230


Index valid, Tag Matches



Vol	Tag fie	l _p d	Index fiel	d Offset	
Index	Tag/	0x0-3	$0 \times 4 - 7$	0x8-b	0xc-f
Index 0 1 2 3 4 5 6 7	0	a	b	С	d
2 0					<u> </u>
4 0)				
5 <u>0</u>)				
7 0					
•••			•••		
10220 10230)				

Index Valid, Tag Matches, return d







3. Read 0x00000034 = 0...00 0..011 0100

□ 00000000000000000 000000011 0100 Valid Tag field Index field Offset 0x4-70x8-b0xc-fTag 0x0-3Index 1234567 **1022**0 **1023**₀


So read block 3



No valid data




Load that cache block, return word f




4. Read 0x00008014 = 0...10 0..001 0100

	000 ali	-	Tag field		1 0100 lex field	Offset
Inde		u Tag	$0 \times 0 - 3$	$0 \times 4 - 7$	d-8x0	0xc-f
0	0					_
1	0	0	a	b	С	d
3	1	0	е	f	q	h
4	0					
5	0					
1 2 3 4 5 6 7	0					
•••				•••		
1022	0					
1023						

So read Cache Block 1, Data is Valid



Cache Block 1 Tag does not match (0 != 2)




Miss, so replace block 1 with new data & tag

□ 00000000000000010 000000001 0100

V	alid	Tag field	Inc	lex field	Offset
Index	Tag	$0 \times 0 - 3$	0x4-7	d-8x0	0xc-f
_	0				
1 2	1 2	I		K	l
0 1 2 3 4 5 6 7	1 0	е	f	g	h
4	0				
5	0				
7	0				
•••			•••		
_	0				
1022 1023	0				

And return word j



Do an example yourself. What happens?

□ Chose from: Cache Hit, Miss, Miss w. replace

Values returned: a ,b, c, d, e, ..., k, l

□Read address 0x0000030?

0000000000000000 000000011 0000

□Read address 0x000001c?

__0000000000000000 000000001 1100

Inde	ali X	id _{Tag}	0x0-3	0x4-7	0x8-b	0xc-f
0	0					
1	1	2	i		k	
2	0			,-		
2 3	1	0	е	f	g	h
4	0					
4 5 6	0					
6	0					
7	0					

Answers



□ 0x00000030 a <u>hit</u>

Index = 3, Tag matches, Offset = 0, value = e

□ 0x000001c a <u>miss</u>

Index = 1, Tag mismatch, so replace from memory,


Offset = 0xc, value = d

- Since reads, values must = memory values whether or not cached:
 - $0 \times 00000030 = e$
 - $0 \times 0000001c = d$

Memory Address Value of Word

00000010 a 00000014 b 00000018 c

00000030 e
00000034 f
00000038 g
0000003c h



Another Example: (1/2)

Here is a series of address references given as word addresses: 2, 3, 6, 10, 7, 12, 2, 18, 11, and 3. Assuming a direct-mapped cache with 8 two-word blocks (total size 16 words) that is initially empty, label each reference in the list as a hit or a miss and show the final contents of the cache. (note: the basic unit is word!)

Tag	Index	Data (two-word block)
	000	
	001	
	010	
	011	
	100	
	101	
	110	
	111	

2 (00000010), 3(00000011), 6(00000110), 10(00001010), 7(00000111), 12(00001100), 2(00000010), 18(00010010), 11(00001011), 3(00000011)

Another Example: (2/2)



Tag	Index	Data (two-word block)
	000	
0000 → 0001	001	[2,3] → [18,19]
	010	
0000	011	[6, 7]
	100	
0000	101	[10, 11]
0000	110	[12, 13]
	111	

```
2 (00000010) \rightarrow \text{miss}, \ 3(000000011) \rightarrow \text{hit}, \ 6(00000110) \rightarrow \text{miss}, \ 10(00001010) \rightarrow \text{miss}, \ 7(00000111) \rightarrow \text{hit}, \ 12(00001100) \rightarrow \text{miss}, \ 2(000000010) \rightarrow \text{hit}, \ 18(00010010) \rightarrow \text{miss}, \ 11(00001011) \rightarrow \text{hit}, \ 3(00000011) \rightarrow ?
```

Note: we did not present the valid bit in the table.

And in Conclusion...

- Direct-Mapped Cache Terminology
 - Divide memory address into three field
 - Tag, Index, and Offset
 - Each cache block contains Index, Tag, and Valid bit
 - To check if a memory unit has been "cached" or not, using the Index field to locate a cache block (row), if Valid bit is 1, compare its Tag flied with the one contained in the cache block (row).

