
Optimization Problem
Techlib (ASIC & FPGA)
High-level Synthesis
Source Code (C/C++/SystemC)
New Pragma Combination
RTL (verilog, vhdl)
Design Space Explorer
Pareto Front
Implementation
Layout(DRC/LVS)