
Optimization Problem
Techlib (ASIC, FPGA)
Source code
C/C++/SystemC
New pragma combination
Design Space Explorer
(Heuristic algorithm)
High-level Synthesis
Intermediate Representation (IR)
Scheduling and Binding et al.
RTL (Verilog, VHDL)
Implementation
Logic Synthesis
Technology Mapping
Place and Route
Layout (DRC/LVS)
QoR
(latency, area)
Area
Latency