Multicore Example, and use of Address Range Qualification with MCDS TraceViewer





Multicore Example

Simple Multicore Example is developed using AURIXTM Developer Studio https://www.infineon.com/cms/en/product/microcontroller/32-bit-tricore-microcontroller

Under Free Tricore Tools subcategory:






Multicore_Example1.zip



TC277 Example

The example prints a sentence over UART/serial VCOM on the TC277 App Kit. Portions of the sentence are produced form each core. Synchronization is needed to produce the sentence in the right order.






TC277 Example

VCOM Baudrate 115200, 8 bit, no parity, 1 stop bit

USE_LOCKS == 1 (Correct Behavior)



USE_LOCKS == 0 (Incorrect Behavior)

```
COM11 - Tera Term VT
File Edit Setup Control Window Help
FFoxuiJcmks Oror n g
```



Location of Spinlock

The spinlock has been placed in the LMU, in the non-cached address space - This allows for equal access for all the cores

```
/*Far data sections*/
group (ordered, align = 4, run_addr=mem:lmuram/not_cached)
{
    select "(.data.data_lmu|.data.data_lmu*)";
    select "(.bss.bss_lmu|.bss.bss_lmu*)";
    select "(.data.lmudata|.data.lmudata*)";
    select "(.bss.lmubss|.bss.lmubss*)";
}
```

And marked by pragma to force the memory location:

```
#pragma section fardata "lmudata"
unsigned int spinlock_var = spinlockFREE;
unsigned int* spinlock_p = &spinlock_var;
#pragma section fardata restore
#endif
```



Adding Noise to the LMU

We want to filter out the spinlock behavior in trace, but in order to prove the behavior we need to add some noise to the LMU observation block:

Noise Parmater Pointer Assignment


```
//LMU Noise Element
volatile unsigned int * test_data = 0xB000001C;
```

We will continuously update the memory location to "inject" noise in our trace



Using DAS MCD Basic Client

Open Windows Start -> DAS(64) -> MCD Basic Client Let's set a breakpoint in CPU0, at beginning of core0_main():



This is the starting point of when we want to begin the trace



Open MCDS Trace Viewer


In MCDS Menu

- File->Open .elf File..and browse for the elf (Debug folder of project)
- Device->Connect Device
- Hit the record button -> •





Hit Reset and Halt, then Run in MCD Basic Client, Trace Buffer is Filled:



Hint... you can increase the trace buffer size in MCDS->General. By default, it is 16kB for the trace tile

Table 2-1 TC29/7/6/3xED Comparison

	9xED	7xED	6xED	3xED					
PD features	3 CPUs	3 CPUs	2 CPUs	1 CPU					
EMEM RAM total	2064 KB	1024 KB	528 KB	528 KB					
EMEM TCM	1024 KB	1024 KB	512 KB	512 KB					


Trace uses TCM → EMEM



Targeting the MCDS Trace

- By default, we are only targeting CPU0 as an observation point
- We are also targeting a "Flow" trace, entry and exit of functions and ISRs only (least amount of trace information)
- But we really want to look at data in this case. Let's change the observation point (MCDS->Opoint CPUa and MCDS->Opoint SRI):

CPU0 setup remains the same, as a reference.



Let's observe the LMU And all Reads and Writes.





Run Again with LMU observations Added


- In MCD Basic Client, Reset and Halt
- Run to core0_main
- Hit Record in MCDS Trace Viewer
- Run until Trace Buffer is Full
- In Trace Viewer, Edit->Select All, Edit->Copy, and paste into Excel Spreadsheet (Template provided in DAS tools, DAS(64)->MCDS Trace Viewer Template)


	∡ A B	C D	E	-	Н	1	J	K	L
N/ (1) () ()	1 Msg Index TimeA	TimeR T PL	Ticks Opoint 🔻	Origin	- Data	- Operatic -	Address =	Symbol/Label	- SO -
You can filter for just	1021 744 0.002.67	.550 267755	4 SKI.LIVIO	CPU1.DMI		R SV	B0000000	spinlock_var	0
	1026 747 0.002.677	.670 267767	5 SRI.LMU	CPU0.DMI		R SV	B0000004	spinlock_p	0
LMU activity	1027 748 0.002.677	.690 267769	2 SRI.LMU	CPU1.DMI		R SV	B0000004	spinlock_p	0
•	1030 750 0.002.677	.750 267775	3 SRI.LMU	CPU1.DMI		R SV	B0000000	spinlock_var	0
	1031 751 0.002.677	.760 267776	1 SRI.LMU	CPU0.DMI		W SV	B0000000	spinlock_var	0
	1032 752 0.002.677	.880 267788	12 SRI.LMU	CPU0.DMI		W SV	B000001C	.LMURAM	1C
	1033 753 0.002.677	.930 267793	5 SRI.LMU	CPU1.DMI		R SV	B0000004	spinlock_p	0
	1034 754 0.002.677	.990 267799	6 SRI.LMU	CPU1.DMI		R SV	B0000000	spinlock_var	0
	1035 755 0.002.678	.000 267800	1 SRI.LMU	CPU0.DMI		W SV	B000001C	.LMURAM	1C
	1036 756 0.002.678	.070 267807	7 SRI.LMU	CPU1.DMI		R SV	B0000000	spinlock_var	0
Valuation and all	1037 757 0.002.678	.100 267810	3 SRI.LMU	CPU1.DMI		W SV	B0000000	spinlock_var	0
You can see our	1030 758 0.002.670	.130 267813	3 SRI.LMU	CPU0.DMI		W SV	► B000001C	.LMURAM	1C
injected noise variable	1039 759 0.002.678	.250 267825	12 SRI.LMU	CPU0.DMI		W SV	B000001C	.LMURAM	1C
injected hoise variable	1040 760 0.002.678	.360 267836	11 SRI.LMU	CPU0.DMI		W SV	B000001C	.LMURAM	1C
	761 0.002.678	.480 267848	12 SRI.LMU	CPU0.DMI		W SV	B000001C	.LMURAM	1C
	1042 762 0.002.678	.590 267859	11 SRI.LMU	CPU0.DMI		W SV	B000001C	.LMURAM	1C
	1043 763 0.002.678	.710 267871	12 SRI.LMU	CPU0.DMI		W SV	B000001C	.LMURAM	1C
CPU0 and CPU1	1044 764 0.002.678	.820 267882	11 SRI.LMU	CPU0.DMI		W SV	B000001C	.LMURAM	1C
or ou and or or	1045 765 0.002.678	.940 267894	12 SRI.LMU	CPU0.DMI		W SV	B000001C	.LMURAM	1C
Activity	1045 766 0.002.675	.050 267905	11 SRI.LMU	CPU0.DMI		W SV	B000001C	.LMURAM	1C
Activity	1047 767 0.002.679	.170 267917	12 SRI.LMU	CPU0.DMI		W SV	B000001C	.LMURAM	1C
	1048 768 0.002.679	.280 267928	11 SRI.LMU	CPU0.DMI		W SV	B000001C	.LMURAM	1C
	769 0.002.679	.400 267940	12 SRI.LMU	CPU0.DMI		W SV	B000001C	.LMURAM	1C
	1050 770 0.002.679	.510 267951	11 SRI.LMU	CPU0.DMI		W SV	B000001C	.LMURAM	1C
	771 0.002.679	.630 267963	12 SRI.LMU	CPU0.DMI		W SV	B000001C	.LMURAM	1C



Adding Range Qualification

- Now we will remove the noise variable by adding a range qualifier to the LMU observation point
- The spinlock is at 0xB0000000, in which now we can look at Reads and writes only at this address
- In this case we chose one variable, you can alternatively set a range, ie "0xB0000000 0xB0000008" will set a range of 2 32 bit words in LMU







Filtered Trace Buffer

Noise Variable is Removed

	А	В	C	D	E	F	G	Н		1	J	К		L
1	Msg Index ~	TimeA -	TimeR ~	PI ~	Ticks -	Opoint 🖅	Origin ~	Data	-	Operatic ~	Address ~	Symbol/Label	-	SO ~
233	138	0.003.126.170	312617	,	16	SRI.LMU	CPU0.DMI			R SV	B0000000	spinlock_var	(Ó
235	140	0.003.126.240	312624	1	6	SRI.LMU	CPU0.DMI			R SV	B0000000	spinlock_var		Ó
237	142	0.003.126.270	312627	,	1	SRI.LMU	CPU0.DMI			W SV	B0000000	spinlock_var		Ó
270	159	0.003.129.350	312935	i	1	SRI.LMU	CPU1.DMI			R SV	B0000000	spinlock_var		b
271	160	0.003.129.540	312954	1	19	SRI.LMU	CPU1.DMI			R SV	B0000000	spinlock_var		b
272	161	0.003.129.740	312974	1	20	SRI.LMU	CPU1.DMI			R SV	B0000000	spinlock_var		b
275	163	0.003.129.930	312993	1	7	SRI.LMU	CPU1.DMI			R SV	B0000000	spinlock_var		b
277	165	0.003.130.130	313013	1	12	SRI.LMU	CPU1.DMI			R SV	B0000000	spinlock_var		b
281	168	0.003.130.320	313032	!	1	SRI.LMU	CPU1.DMI			R SV	B0000000	spinlock_var	(
284	170	0.003.130.520	313052	!	11	SRI.LMU	CPU1.DMI			R SV	B0000000	spinlock_var	(
285	171	0.003.130.710	313071		19	SRI.LMU	CPU1.DMI			R SV	B0000000	spinlock_var		0
291	175	0.003.130.910	313091		3	SRI.LMU	CPU1.DMI			R SV	B0000000	spinlock_var		D
292	176	0.003.131.110	313111		20	SRI.LMU	CPU1.DMI			R SV		spinlock_var		b
296	179	0.003.131.31	313131		6	SRI.LMU	CPU1.DMI			R SV		spinlock_var		D .
297	180	0.003.131.510	313151		20	SRI.LMU	CPU1.DMI			R SV	B0000000	spinlock_var		b
302	183	0.003.131.70	313170)	0	SRI.LMU	CPU1.DMI			R SV		spinlock_var		D .
303	184	0.003.131.900	313190)	20	SRI.LMU	CPU1.DMI			R SV	B0000000	spinlock_var		D .
304	185	0.003.132.090	313209)	19	SRI.LMU	CPU1.DMI			R SV	B0000000	spinlock_var		b
307	187	0.003.132.290	313229)	19	SRI.LMU	CPU1.DMI			R SV	B0000000	spinlock_var	(
808	188	0.003.132.480	313248	3	19	SRI.LMU	CPU1.DMI			R SV	B0000000	spinlock_var		b
310	190	0.003.132.680	313268	3	18	SRI.LMU	CPU1.DMI			R SV	B0000000	spinlock_var	C)



Part of your life. Part of tomorrow.