# Multicore Example,

Use of Address Range Qualification with MCDS TraceViewer And Lauterbach





#### Multicore Example

Simple Multicore Example is developed using AURIX<sup>TM</sup> Developer Studio https://www.infineon.com/cms/en/product/microcontroller/32-bit-tricore-microcontroller

Under Free Tricore Tools subcategory:






Multicore\_Example1.zip



#### TC277 Example

The example prints a sentence over UART/serial VCOM on the TC277 App Kit. Portions of the sentence are produced form each core. Synchronization is needed to produce the sentence in the right order.








VCOM Baudrate 115200, 8 bit, no parity, 1 stop bit

USE\_LOCKS == 1 (Correct Behavior)



USE\_LOCKS == 0 (Incorrect Behavior)

```
Eile Edit Setup Control Window Help
FFoxuiJcmks Oror n g
```



#### Location of Spinlock

The spinlock has been placed in the LMU, in the non-cached address space - This allows for equal access for all the cores

```
/*Far data sections*/
group (ordered, align = 4, run_addr=mem:lmuram/not_cached)
{
    select "(.data.data_lmu|.data.data_lmu*)";
    select "(.bss.bss_lmu|.bss.bss_lmu*)";
    select "(.data.lmudata|.data.lmudata*)";
    select "(.bss.lmubss|.bss.lmubss*)";
}
```

And marked by pragma to force the memory location:

```
#pragma section fardata "lmudata"
unsigned int spinlock_var = spinlockFREE;
unsigned int* spinlock_p = &spinlock_var;
#pragma section fardata restore
#endif
```



## Adding Noise to the LMU

We want to filter out the spinlock behavior in trace, but in order to prove the behavior we need to add some noise to the LMU observation block:

Noise Paramater Pointer Assignment


```
//LMU Noise Element
volatile unsigned int * test_data = 0xB000001C;
```

We will continuously update the memory location to "inject" noise in our trace



# Using DAS MCD Basic Client

Open Windows Start -> DAS(64) -> MCD Basic Client Let's set a breakpoint in CPU0, at beginning of core0\_main():



This is the starting point of when we want to begin the trace



#### **Open MCDS Trace Viewer**

#### In MCDS Menu


- File->Open .elf File..and browse for the elf (Debug folder of project)
- Device->Connect Device
- Hit the record button -> •







Hit Reset and Halt, then Run in MCD Basic Client, Trace Buffer is Filled:



*Hint.*.. you can increase the trace buffer size in MCDS->General. By default, it is 16kB for the trace tile

Table 2-1 TC29/7/6/3xED Comparison

	9xED	7xED	6xED	3xED	
	SXED	/XED	OXED	SXED	
PD features	3 CPUs	3 CPUs	2 CPUs	1 CPU	
EMEM RAM total	2064 KB	1024 KB	528 KB	528 KB	
EMEM TCM	1024 KB	1024 KB	512 KB	512 KB	


Trace uses TCM → EMEM 1



# Targeting the MCDS Trace

- By default, we are only targeting CPU0 as an observation point
- We are also targeting a "Flow" trace, entry and exit of functions and ISRs only (least amount of trace information)
- But we really want to look at data in this case. Let's change the observation point (MCDS->Opoint CPUa and MCDS->Opoint SRI):

CPU0 setup remains the same, as a reference.



Let's observe the LMU And all Reads and Writes.





## Run Again with LMU observations Added


- In MCD Basic Client, Reset and Halt
- Run to core0\_main
- Hit Record in MCDS Trace Viewer
- Run until Trace Buffer is Full
- In Trace Viewer, Edit->Select All, Edit->Copy, and paste into Excel Spreadsheet (Template provided in DAS tools, DAS(64)->MCDS Trace Viewer Template)


	<b>⊿</b> A B	C   D		<u> </u>	Н		J	K	L
37 69 6 3 6	1 Msg Index TimeA T	imeR - PI	Ticks Opoint 🔻	Origin	- Data	- Operatic -	Address -	Symbol/Label	- SO -
You can filter for just	1021 744 0.002.677.350	267755	4 SRILLIVIO	CPU1.DMI		R SV	B0000000	spinlock_var	0
	1026 747 0.002.677.670	267767	5 SRI.LMU	CPU0.DMI		R SV	B0000004	spinlock_p	0
LMU activity	748 0.002.677.690	267769	2 SRI.LMU	CPU1.DMI		R SV	B0000004	spinlock_p	0
,	750 0.002.677.750	267775	3 SRI.LMU	CPU1.DMI		R SV	B0000000	spinlock_var	0
	751 0.002.677.760	267776	1 SRI.LMU	CPU0.DMI		W SV	B0000000	spinlock_var	0
	752 0.002.677.880	267788	12 SRI.LMU	CPU0.DMI		W SV	B000001C	.LMURAM	1C
	753 0.002.677.930	267793	5 SRI.LMU	CPU1.DMI		R SV	B0000004	spinlock_p	0
	754 0.002.677.990	267799	6 SRI.LMU	CPU1.DMI		R SV	B0000000	spinlock_var	0
	755 0.002.678.000	267800	1 SRI.LMU	CPU0.DMI		W SV	B000001C	.LMURAM	1C
	756 0.002.678.070	267807	7 SRI.LMU	CPU1.DMI		R SV	B0000000	spinlock_var	0
V	757 0.002.678.100	267810	3 SRI.LMU	CPU1.DMI		W SV	B0000000	spinlock_var	0
You can see our	758 0.002.678.130	267813	3 SRI.LMU	CPUO.DMI		W SV	▶ B000001C	.LMURAM	1C
injected noise variable	759 0.002.678.250	267825	12 SRI.LMU	CPU0.DMI		W SV	B000001C	.LMURAM	1C
injected hoise variable	759 0.002.678.250 1040 760 0.002.678.360	267836	11 SRI.LMU	CPU0.DMI		W SV	B000001C	.LMURAM	1C
	761 0.002.678.480	267848	12 SRI.LMU	CPU0.DMI		W SV	B000001C	.LMURAM	1C
	762 0.002.678.590	267859	11 SRI.LMU	CPU0.DMI		W SV	B000001C	.LMURAM	1C
	763 0.002.678.710	267871	12 SRI.LMU	CPU0.DMI		w sv	B000001C	.LMURAM	1C
CPU0 and CPU1	764 0.002.678.820	267882	11 SRI.LMU	CPU0.DMI		w sv	B000001C	.LMURAM	1C
or ou and or or	765 0.002.678.940	267894	12 SRI.LMU	CPU0.DMI		w sv	B000001C	.LMURAM	1C
Activity	766 0.002.679.050	267905	11 SRILIMU	CPU0.DMI		W SV	B000001C	.LMURAM	1C
Activity	767 0.002.679.170	267917	12 SRI.LMU	CPU0.DMI		W SV	B000001C	.LMURAM	1C
	1048 768 0.002.679.280	267928	11 SRI.LMU	CPU0.DMI		W SV	B000001C	.LMURAM	1C
	769 0.002.679.400	267940	12 SRI.LMU	CPU0.DMI		W SV	B000001C	.LMURAM	1C
	770 0.002.679.510	267951	11 SRI.LMU	CPU0.DMI		W SV	B000001C	.LMURAM	1C
	771 0.002.679.630	267963	12 SRI.LMU	CPU0.DMI		W SV	B000001C	.LMURAM	1C



#### Adding Range Qualification

- Now we will remove the noise variable by adding a range qualifier to the LMU observation point
- The spinlock is at 0xB0000000, in which now we can look at Reads and writes only at this address
- In this case we chose one variable, you can alternatively set a range, ie "0xB0000000 0xB0000008" will set a range of 2 32 bit words in LMU







#### Filtered Trace Buffer

#### Noise Variable is Removed

4	А	В		С	[	)	E	F	G		Н	1	J	K		L
1	Msg Index -	TimeA	-	TimeR ~	PI	-	Ticks -	Opoint -T	Origin	-	Data ~	Operatic ~	Address =	Symbol/Label	-	SO ~
233	138	0.003.126.1	70	31261	7		16	SRI.LMU	CPU0.DMI			R SV	B0000000	spinlock_var	O	)
235 237	140	0.003.126.2	40	31262	4		6	SRI.LMU	CPU0.DMI			R SV	B0000000	spinlock_var	O	
237	142	0.003.126.2	70	31262	7		1	SRI.LMU	CPU0.DMI			W SV	B0000000	spinlock_var	o	
270	159	0.003.129.3	50	31293	5		1	SRI.LMU	CPU1.DMI			R SV	B0000000	spinlock_var	O	
271	160	0.003.129.5	40	31295	4		19	SRI.LMU	CPU1.DMI			R SV	B0000000	spinlock_var	O	
72	161	0.003.129.7	40	31297	4		20	SRI.LMU	CPU1.DMI			R SV	B0000000	spinlock_var	O	
75	163	0.003.129.9	30	31299	3		7	SRI.LMU	CPU1.DMI			R SV	B0000000	spinlock_var	O	
77	165	0.003.130.1	30	31301	3		12	SRI.LMU	CPU1.DMI			R SV	B0000000	spinlock_var	O	
81	168	0.003.130.3	20	31303	2		1	SRI.LMU	CPU1.DMI			R SV	B0000000	spinlock_var	O	
84	170	0.003.130.5	20	31305	2		11	SRI.LMU	CPU1.DMI			R SV	B0000000	spinlock_var	Ó	
85	171	0.003.130.7	10	31307	1		19	SRI.LMU	CPU1.DMI			R SV	B0000000	spinlock_var	Ó	
91	175	0.003.130.9	10	31309	1		3	SRI.LMU	CPU1.DMI			R SV	B0000000	spinlock_var	O	
92	176	0.003.131.1	10	31311	1		20	SRI.LMU	CPU1.DMI			R SV		spinlock_var	Ó	
96	179	0.003.131.3	10	31313	1		6	SRI.LMU	CPU1.DMI			R SV		spinlock_var	Ó	
97	180	0.003.131.5	10	31315	1		20	SRI.LMU	CPU1.DMI			R SV		spinlock_var	Ó	
02	183	0.003.131.7	OC	31317	0		0	SRI.LMU	CPU1.DMI			R SV		spinlock_var	Ó	
03	184	0.003.131.9	OC	31319	0		20	SRI.LMU	CPU1.DMI			R SV		spinlock_var	Ó	
04		0.003.132.0			-		19	SRI.LMU	CPU1.DMI			R SV		spinlock_var	0	
307	187	0.003.132.2	90	31322	9		19	SRI.LMU	CPU1.DMI			R SV	B0000000	spinlock_var	0	
808	188	0.003.132.4	80	31324	8		19	SRI.LMU	CPU1.DMI			R SV	B0000000	spinlock_var	0	
10	190	0.003.132.6	80	31326	8		18	SRI.LMU	CPU1.DMI			R SV	B0000000	spinlock_var	O	)



# Targeting the MCDS Trace with Lauterbach (Data)

- We can start with the example script in Lauterbach folder (../demo/tricore/flash/tc....cmm)
- Let's target a Data Range:


Like before, let's exclude the noise value at 0xB000001C

```
:Set a variable for a data range
&address data = "0xB0000000—0xB0000008"
Reset MCDS to default settings
MCDS.Reset
;Enable MCDS Timestamps
MCDS.Timestamp ON
:Enable Automatic Clock Calculation
CLOCK.ON
Configure LMU as SRI 1 Observation point
MCDS.SOURCE.Set SRI.1.SLAVE LMU
;Configure SRI1 address pre-trigger (up to 8 available)
MCDS.Set SRI EAddr0 1 &address data
;Configure pre-trigger to EVT (up to 16 available)
MCDS.Set SRI EVT0 EAddr0 1
; Set actions read-address, read-data, write-address and write-data to trigger when EVT0
MCDS.Set SRI ACT DTU RADR1 aisAUTO EVT0
MCDS.Set SRI ACT DTU_RDAT1 aisAUTO EVT0
MCDS.Set SRI ACT DTU WADR1 aisAUTO EVT0
MCDS.Set SRI ACT DTU WDAT1 aisAUTO EVT0
```



#### A Look at the Trace Data

 Based on previous settings, we now can look at a specific range in the LMU, every time it is accessed.





# Targeting the MCDS Trace with Lauterbach (Program)

Let's target a Program Range: Let's pick the VCOM\_Core\_Write as my target function

;Set address range from map file

&address\_program = "0x80002E58—0xB0002F58"

;Reset MCDS to default settings

MCDS.Reset

;Enable MCDS Timestamps

MCDS.Timestamp ON

;Enable Automatic Clock Calculation

**CLOCK.ON** 

;Configure CPU0 Observation point

MCDS.SOURCE.Set CpuMux0.Core Tricore0

;Set Program Trace ON

MCDS.SOURCE.CpuMux0.Program ON

;Set Program Trace Mode to CFT Compact Function Trace

MCDS.SOURCE.CpuMux0.PTMODE CFT

;Enable the Trace for the given range

Break.Set &address\_program /Program /TraceEnable

:Include in the Trace List

Trace, List BusMaster DEFault



#### A Look at the Trace Data

VCOM\_Core\_Write Address Range Triggers CFT into Trace Buffer

```
- - X
  B::Trace.List BusMaster DEFault
🔑 Setup... 🔼 Goto... 👸 Find...
                                Chart Profile
                                                     MIPS
   record busmaster
                              run address
                                                 cycle
                                                          data
-00001027 CPU1 DMI
-00001019 CPU1 DMI
                                     D:B0000000 rd-sr
                                                                   00000001 ..e_Example1\Global\spinlock_var
                                                                             ..ore_Example1\Global\spinlock_p
                                                                                                                    0.000us
                                     D:B0000004 rd-sri
                                                          B0000000
                                                                                                                                          Ξ
-00001010 CPU1 DMI
                                     D:B0000000 rd-sri
                                                                   00000001 ..e_Example1\Global\spinlock_var
                                                                                                                    0.000us
-00001002 CPU1 DMI
                                     D:B0000004 rd-sri
                                                          B0000000
                                                                             ..ore_Example1\Global\spinlock_p
                                                                                                                    0.000us
-00000990 CPU1 DMI
                                     D:B0000000 rd-sri
                                                                   00000001 ..e_Example1\Global\spinlock_var
                                                                                                                    0.000us
-00000982 CPU1 DMI
                                     D:B0000004 rd-sri
                                                          B0000000
                                                                             ..ore_Example1\Global\spinlock_p
                                                                                                                    0.000us
-00000973 CPU1 DMI
                                     D:B0000000 rd-sr
                                                                   00000001 .e_Example1\Global\spinlock_var
                                                                                                                    0.000us
-00000965 CPU1 DMI
                                     D:B0000004 rd-sri
                                                          B0000000
                                                                             ..ore_Example1\Global\spinlock_p
                                                                                                                    0.000us
-00000956 CPU1 DMI
                                     D:B0000000 rd-sr
                                                                   00000001 ..e_Example1\Global\spinlock_var
                                                                                                                    0.000us
-00000948 CPU1 DMI
                                     D:B0000004 rd-sri
                                                          B0000000
                                                                             ..ore_Example1\Global\spinlock_p
                                                                                                                    0.000us
                                                                   00000001 ..e_Example1\Global\spinlock_var
-00000939 CPU1 DMI
                                     D:B0000000 rd-sri
                                                                                                                    0.000us
-00000928
                                     P:80002E96 cftcall
                                                                   80002E96 ..ple1\VCOM\VCOM_Core_Write+0x3E
                                                                                                                    2.150us
-00000923 CPU1 DMI
-00000913 CPU1 DMI
                                     D:B0000004 rd-sri
                                                          B0000000
                                                                             ..ore_Example1\Global\spinlock_p
                                                                                                                     2.180us
                                     D:B0000000 rd-sri
                                                                   00000001 ..e_Example1\Global\spinlock_var
                                                                                                                    0.060us
-00000904
                                     P:80000D8E cftcall
                                                                   80002E90 ..Asclin_Asc\IfxAsclin_Asc_write
                                                                                                                    0.090us
                                              0x80000D8E
                                0 call
                                       stdif->getSendCount = (IfxStdIf_DPipe_GetSendCount) & IfxAsclin_Asc_getSendCount;
                                        stdif->getTxTimeStamp = (IfxStdIf_DPipe_GetTxTimeStamp) & IfxAsclin_Asc_getTxTimeStamp;
                                        stdif->resetSendCount = (IfxStdIf_DPipe_ResetSendCount) & IfxAsclin_Asc_resetSendCount;
                                        stdif->txDisabled
                                       return TRUE;
                                   boolean IfxAsclin_Asc_write(IfxAsclin_Asc *asclin, const void *data, Ifx_SizeT *count, Ifx_T
      612
                                   mov16.aa a15,a4
-00000899
                                     P:80000D8E cftcall
                                                                   80000D8C ..Asclin_Asc\IfxAsclin_Asc_write
      564
                                  ret16
                                       stdif->getSendCount = (IfxStdIf_DPipe_GetSendCount) & IfxAsclin_Asc_getSendCount;
stdif->getTxTimeStamp = (IfxStdIf_DPipe_GetTxTimeStamp) & IfxAsclin_Asc_getTxTimeStamp;
stdif->resetSendCount = (IfxStdIf_DPipe_ResetSendCount) & IfxAsclin_Asc_resetSendCount;
                                       stdif->txDisabled
                                                               = FALSE;
                                       return TRUE;
                                   boolean IfxAsclin_Asc_write(IfxAsclin_Asc *asclin, const void *data, Ifx_SizeT *count, Ifx_T
      612
                                   mov16.aa a15.a4
                                                                             ..ore_Example1\Global\spinlock_p
-00000896 CPU1 DMI
                                     D:B0000004 rd-sri
                                                          B0000000
                                                                                                                    0.000us
-00000888 CPU1 DMI
                                     D:B0000000 rd-sri
                                                                   00000001 ..e_Example1\Global\spinlock_var
                                                                                                                    0.000us
-00000879 CPU1 DMI
                                                                             ..ore_Example1\Global\spinlock_p
                                     D:B0000004 rd-sri
                                                          B0000000
                                                                                                                    0.000us
          CPU1 DMI
                                     D:B0000000 rd-sri
-00000871
                                                                   00000001 ..e_Example1\Global\spinlock_var
                                                                                                                    0.000us
-00000862 CPU1 DMI
                                     D:B0000004 rd-sri
                                                          B0000000
                                                                             ..ore_Example1\Global\spinlock_p
                                                                                                                    0.000us
                                                                   00000001 ..e_Example1\Global\spinlock_var
-00000854 CPU1 DMI
                                     D:B0000000 rd-sri
                                                                                                                    0.000us
```



Part of your life. Part of tomorrow.