

CSCI 260 Notes

Ralph Vente

Nick Szewczak

Anton Goretsky

<https://github.com/rvente/CSCI-260-Notes>



Contents

2019 02 04	1
Section 2.3	3
Behold the MIPS	3

2019 02 04

(1) Example:

```
x = a + b - c;
```

```
"add" t, a, b    #t <- a+b
```

```
"sub" x, t, c    #t <- (a+b) - c
```

First item is always destination in MIPS.

```
read MEM[a]      # 8 cycles
read MEM[b]      # 8 cycles
add above 2      # 1
store result at MEM[t] # 8
read MEM[t]      # 8
read MEM[c]      # 8
sub ...          # 1
store result at MEM[x] # 8
//TOTAL of 50 Cycles
```

FSB Front Side Bus.




Figure 1: northbridge southbridge diagram

CPU operates at 3.2GHz, FSB operates at 400MHz, meaning one read of memory takes 8

Ways to improve this problem:

1. increase the speed of the FSB
 - the problem with this is that finite distance scale of the FSB limits speed improvements
2. Package things shorter
 - some advantages but FSB also has to attach to other items
3. create a cache of processor local RAM
 - not covered in this course.
 - programmer transparent, does not know whether something is in cache or not. CPU decides what is copied into the cache.
 - registers: these are a much smaller than the cache, for high priority variables. Programmer decided/controlled.

Section 2.3

Behold the MIPS

Conventions: Registers on MIPS (32 registers of 32 bits each)

- general purpose registers
- there are conventions for what these ‘general’ registers

Register name	value stored in register
\$s0, \$s1, ..., \$s7	HLL variables
\$t0, \$t1, ..., \$t9	Temp. variables
\$zero	Always stores ‘zero’
(thirteen more...)	discussed later

Naming Conventions	Description
rd, rs, tt	registers (any of 32 gen purpose)
imm	immediate, ie, 2’s complement constants (16-bit)

Instructions (MIPS)	Description
add rd, rs, rt	#rd <- rs + rt
sub rd, rs, tt	#rd <- rs - rt
addi rt, rs, imm	#rt <- rs _ imm

Instructions

```
add  rd, rs, rt      #rd <- rs + rt
sub  rd, rs, tt      #rd <- rs - rt
addi rt, rs, imm     #rt <- rs + imm
```

Suppose you are going to write a MIPS program to execute the following C code:

```
x = a + b - c + 5;
```

```
#allocate: a-> $30 b->$s1 c->$s2 x->$s3
add  $t0, $s0, $s1  #t0 <- a+b
sub  $t1, $t0, $s2  #t1 <- a+b - c
addi $s3, $t1, 5     #x <- a+b - c + 5 NOTE: USING 5 literally
```

RAM: Random Access Memory



Figure 2: ram illustration

Memory instructions:

```
lw <destination>, <source>    #load word
sw <source>, <destination>    #store word
```

destination is a register (always) source (imm (register) i.e the address you are storing is a immutable)

Example implement the following C code in MIPS

```
x = arr[i] + y;
```

```

#Alloc: i -> $s0, y -> $s1 x -> $s2
#Alloc: arr -> $s3 # ibase address of arr`
add  $t1, $s0, $s0    # t1 <-2i
add  $t1, $t0, $t0    # t1 <-4i
add  $t1, $t1, $s3    # t1 <- addr. of arr[i]
lw   $t0, 0($t1)      # t0 <- arr[i] read data
add  $s2, $t0, $s1    # x <- arr[i] +y

x = arr[i+5] + y;

```