# DiveBits User Manual Release 1.0

# Ruediger Willenberg

# May 17, 2022

# **Contents**

1	Introduction  Installation  2.1 Prerequisites					
2						
3	Quick Start					
	3.1	Building a demo system for Zedboard or Arty A7-35	3			
	3.2	Adapting the demo for other targets	5			
4	Using DiveBits in your design					
	4.1	Calling DiveBits	7			
	Set path for project-specific DiveBits data	8				
4.3 Design Entry with DiveBits IP		Design Entry with DiveBits IP	8			
		4.3.1 Adding divebits_config	9			
		4.3.2 Adding data-receiving <i>DiveBits</i> components	11			
4.4 Extraction of DiveBits component data, YAML template file		Extraction of DiveBits component data, YAML template file	12			
	4.5	Bitstream implementation	13			
	4.6 Bitstream copy and extraction of config BRAM location(s)		13			
4.7 Provision/generation of YAML configuration files			14			
	4.8	Generation of diversified bitstreams	14			

5 List of data-receiving DiveBits components				
	5.1	Block	and RTL components	15
		5.1.1	divebits_constant_vector	15
		5.1.2	divebits_4_constant_vectors	16
		5.1.3	divebits_16_constant_vectors	17
		5.1.4	divebits_BlockRAM_init	17
	5.2	Block-	only components	19
		5.2.1	divebits_AXI_4_constant_registers	19
		5.2.2	divebits_AXIS_Master	20
		5.2.3	divebits_AXI_Master_ReadWrite	21
		5.2.4	divebits_AXI_Master_WriteOnly	23

# 1 Introduction

DiveBits is a framework of IP components and Xilinx tool flow extensions that enable easy generation of multiple bitstream copies with individual constant data (*diversified* bitstreams).

#### 2 Installation

#### 2.1 Prerequisites

DiveBits works with Vivado installations under Windows and Linux. Specifically, it has been tested with

- Vivado 2017.2 (Windows 10 and Ubuntu Linux 18.04 LTS)
- Vivado 2020.1 (Windows 10 and Ubuntu Linux 18.04 LTS)
- Vivado 2021.2 (Windows 10 and Ubuntu Linux 20.04 LTS)

It is likely to work with versions in-between and hopefully even with newer versions, as well as on other Linuxes that run Vivado. Good luck with Windows 11.

Divebits requires **python** version 3.6.\* or newer, the Python package installer **pip** and the python packages **PyYAML** and **bitstring**. The tools needs to be in the system's **PATH** variable.

Under Windows, download and install the most recent Python;  $\mathbf{pip}$  is automatically installed. On a command-line, install the extra packages with

```
> pip install pyyaml bitstring
```

Under Ubuntu Linux, install python and pip with
> sudo apt-get install python3 python3-pip
and the packages with
> pip3 install pyyaml bitstring

# 2.2 Download/Installation

DiveBits is provided on *Github.com* and can be retrieved and installed in one of two ways:

- Download and extract ZIP file https://github.com/rw-hsma-fpga/divebits/archive/refs/heads/main.zip
- Clone the git repository with git clone https://github.com/rw-hsma-fpga/divebits.git

Using **git** enables you to upgrade to newer versions with a simple **git pull**. Of course, if you want to adapt and modify DiveBits code, you can also fork the repository to your own Github account first.

DiveBits does not have to be installed/unzipped/cloned in a specific system location, it can be started and used from anywhere. We still recommend a location in your work directory, but it does not have to be in relation to a specific Vivado project.

# 3 Quick Start

# 3.1 Building a demo system for Zedboard or Arty A7-35

DiveBits comes with am automatically-building design for the *Digilent Zedboard* and the *Digilent Arty A7-35*. See the next subsection to adapt the demo to other targets.

To activate the demonstration flow, execute the Tcl file **\$DIVEBITS/divebits\_demo\_project.tcl**, assuming **\$DIVEBITS/** is the directory that you cloned or unzipped to. There are two ways to do this:

- In the Vivado startup menu, select Tools Run Tcl Script... and select the file or
- Type the following into the Tcl console input at the bottom of the Vivado window:
  - > source \$DIVEBITS/divebits\_demo\_project.tcl (Replace \$DIVEBITS)

The script prepares several Tcl functions and lists them in the Console window. You can recall that list anytime by calling

#### > DEMODB\_HELP

Resize or scroll through the console window to see the complete list of commands.

Make sure that no project is open in Vivado. A fully automatic build can now be achieved by calling either

> DEMODB\_O\_AUTOMATIC\_BUILD\_ZEDBOARD

or

#### > DEMODB\_O\_AUTOMATIC\_BUILD ARTY\_A7\_35

This command will run automatically through all the steps to:

- Activate DiveBits functionality
- Generate a new project
- Build a block design with a Microblaze processor and a selection of DiveBits IP blocks
- Implement the hardware design and build a bitstream
- Extract all the information from the design that is required to provide diversified data through the DiveBits components

 Add pre-compiled Microblaze binary code to the bitstream so that the processor can read data from certain connected DiveBits components and output it via UART.

- Call a Python script that will generate individual DiveBits data for 8 bitstreams in YAML format
- Generate the 8 bitstreams in a few seconds.

By default, the Vivado project will be generated in the directory **\$DIVEBITS/DEMO\_PROJECT/**. The directory that DiveBits uses to store all its project-specific data is set to

**DEMO\_PROJECT/DiveBits\_data**. The project path can be set to any other location by specifying it as a second parameter after the board parameter when calling **DEMODB\_O\_AUTOMATIC\_BUILD** The 8 configuration files generated by script are named **config\_0.yaml** through **config\_7.yaml** and can be found in

DEMO\_PROJECT/DiveBits\_data/3\_bitstream\_config\_files.

They result in corresponding bitstream files config\_0.bit through config\_7.bit in

#### DEMO\_PROJECT/DiveBits\_data/7\_output\_bitstreams

which can be downloaded to the board through the Vivado Hardware manager.

The significant number 0..7 in the filename is used in the DiveBits configuration data and turns up in various places in the bitstream's output:

- LED [2..0] and LED [6..4] display the number in binary. For control purposes, LED [7] is always 1 and LED [3] is always 0. The LEDs are controlled by two *divebits\_constant\_vector* components with 4 output bits each.
- A simple *divebits\_AXI\_Write\_Master* that can be used as a low-resource CPU replacement writes a short text message containing the config number to the UART.
- The Microblaze processor reads from the AXI Subordinate *divebits\_AXI\_4\_constant\_registers* and prints the four 32-bit constants provided in this way.
- The Microblaze processor dumps the complete content of a dual-port BlockRAM that was initialized via its second port by a divebits\_BlockRAM\_init component.

Figure 1 shows part of the output for the bitstream **config\_5.bit**.

```
- Hi from DiveBits AXI Master, Config 05h ---
Sent to UART by DiveBits AXI Write Master  ^
MicroBlaze up and running for DiveBits demonstration...
Contents of divebits_AXI_4_constant_registers
4 read-only 32-bit registers at address 0x44A00000:
Register 0: 0xDB00050A
Register 1:
Register 2:
             0xDB00050B
Register
             0xDB00050C
Register 3: 0xDB00050D
Content of AXI BRAM (512 x 32b) initialized by divebits_BlockRAM_init:
@C0000000:
             0xDB050000 0xDB050001
                                      0xDB050002 0xDB050003 0xDB050004
                                                                            0xDB050005
                                                                                        0xDB050006 0xDB050007
@C0000020:
             OxDBDBDBDB OxDBDBDBDB
                                      0xDBDBDBDB
                                                  0xDBDBDBDB
                                                               0xDBDBDBDB
                                                                            0xDBDBDBDB
                                                                                        OxDBDBDBDB OxDBDBDBDB
@C0000040:
             0xDB0000DB 0xDB0000DB
                                      0xDB0000DB
                                                   0xDB0000DB
                                                               0xDB0000DB
                                                                            0xDB0000DB
                                                                                        0xDB0000DB
                                                                                                     0xDB0000DB
@C0000060:
             0xDB0000DB 0xDB0000DB 0xDB0000DB 0xDB0000DB
                                                               OxDB0000DB OxDB0000DB OxDB0000DB OxDB0000DB
@C0000080:
             OxDB0000DB OxDB0000DB OxDB0000DB
                                                  0xDB0000DB
                                                               OxDB0000DB OxDB0000DB OxDB0000DB OxDB0000DB
@C00000A0:
             0xDB0000DB 0xDB0000DB 0xDB0000DB 0xDB0000DB 0xDB0000DB 0xDB0000DB 0xDB0000DB 0xDB0000DB
```

Figure 1: Ausgabe config\_5.bit

To receive the UART output

 For the Arty Board, connect a terminal at 115200 Baud to the UART available as part of the USB programming connection.

• For the Zedboard, the UART TX output is available at 3.3V LVCMOS level at Pin 2 of its Pmod A connector. The simplest way to access the data is through a PmodUSBUART device plugged into the connector's upper row.

#### 3.2 Adapting the demo for other targets

To use the demo for another target board and FPGA, the demo generation must be executed step by step instead of through the single-command flow, so that the FPGA device and various pin constraints can be modified:

- Call DB\_DEMO in the Tcl console to list all the required commands again.
- Call DEMODB\_1\_create\_project\_and\_block\_design ZEDBOARD
   Again a different project path can be specified, too.
- Now that the project has been built, it has to be adjusted to the new target:
  - In the Vivado menu, click Tools Settings Project Settings General and change the setting
     Project device to the correct FPGA device.
  - Open the constraints file db\_demo\_zedboard and adapt the pin constraints for the clock input, reset button, UART TX and RX(unused) as well as the 8 LEDs. Also adapt the clock period and waveform pulse length if different from 100MHz. Save with Ctrl+S.
  - In the block diagram, adjust the External Port Properties of the reset\_rt1 port if the polarity of the reset button is Active Low. Run Validate (F6) to propagate the change to the Reset Manager. Validate informs you that Clock Wizard now has a mismatched reset level. Open the Clock Wizard settings. Surprisingly, you find the reset polarity setting on the Output Clocks tab.
  - If the input clock is different from 100MHz adjust this, too, in the Clocking Options tab of the Clock Wizard.
  - Check your block design again with Validate (F6) and save it with Ctrl+S
- Call DB\_1\_component\_extraction, a general DiveBits function that extracts structural
  data from the block diagram, adjusts block diagram settings and generates some initial files for
  DiveBits configuration.
- Call DEMODB\_2\_build\_bitstream; the name is self-explanatory.
- Call DEMODB\_3\_add\_microblaze\_binary. A pre-compiled ELF binary for the Microblaze processor is integrated into the code memory locations in the bitstream.

Call DB\_2\_get\_memory\_data\_and\_bitstream \$ELF\_BIT\_PATH. Do not change \$ELF\_BIT\_PATH to something else, it is a Tcl variable that has been set by the previous call. This general DiveBits command extracts the location of the BRAM that is later filled with DiveBits data and makes a copy of the project's generated bitstream. Since we have already generated another bitstream with the Microblaze binary included, we need to specify its path; otherwise DiveBits would copy the original implementation flow result.

- Call DB\_PT\_run\_python3\_config\_generator
   \$DEMOFILES/generate\_demo\_configs.py -n 8
  - \$DEMOFILES is another pre-set Tcl variable, but you change the number of files generated if you want to. Python scripts should only be called from the Vivado Tcl console with the DB command shown, otherwise Vivado will use its own internal copy of Python and things WILL go wrong.
- Finally, DB\_3\_generate\_bitstreams will make your bitstreams, which you will find in DEMO\_PROJECT/DiveBits\_data/7\_output\_bitstreams and can download at will.
- DEMODB\_4\_clean\_project will delete the entire demo project folder (CAUTION: That includes your modified target data).

# 4 Using DiveBits in your design

# 4.1 Calling DiveBits

To use the DiveBits framework in your Vivado project, call the Tcl script **\$DIVEBITS/divebits\_tools/divebits.tcl**, assuming **\$DIVEBITS/** is the directory that you cloned or unzipped to. There are two ways to do this:

- In the Vivado startup menu, select Tools Run Tcl Script... and select the file or
- Type the following into the Tcl console input at the bottom of the Vivado window:
  - > source \$DIVEBITS/divebits\_tools/divebits.tcl (Replace \$DIVEBITS)

With the execution of the script, all DiveBits commands required for the extension of the design flow are established as commands, as listed by the console output:

```
DB_set_DiveBits_data_path $DATA_PATH
                                           to set non-standard DB data path
call
     DB_Oa_add_block_ip_repo
                                           to add DiveBits IP repository
call
     DB_Ob_add_rtl_ip_repo
                                           to add DiveBits RTL to project
call
     DB_1a_block_component_extraction
                                           after block design is finished
call
     DB_1b_rtl_component_extraction
                                           after HDL design is finished
call
     DB_2_get_memory_data_and_bitstream $BIT_PATH
                                           after implementation
        ($BIT_PATH only needs to specified
        when another tool (e.g. Vitis, SDK) has
        modified the bitstream post-implementation)
call
     DB_PT_run_python3_config_generator $SCRIPT
                                           to make config files
     DB_3_generate_bitstreams
                                           to make diversified bitstreams
call
call DB_HELP
                                           for this list
```

Figure 2 illustrates how these calls integrate into the regular Vivado flow.




Figure 2: DiveBits-enhanced flow

# 4.2 Set path for project-specific DiveBits data

By default, when using DiveBits inside a newly created Vivado project, DiveBits will store all its work data in the directory

**\$PROJECT\_FOLDER/DiveBits\_data/**, i.e. as a subfolder of the Vivado project path. If you'd like the data to be stored further up in the hierarchy (e.g. for versioning purposes) or somewhere else, you can specify that path with

> DB\_set\_DiveBits\_data\_path \$DATA\_PATH

# 4.3 Design Entry with DiveBits IP

DiveBits supports two types of design entry:

Block Design (preferred): DiveBits provides all its components as block IP for the Vivado IP

integrator. This is the recommended way of using DiveBits, as it allows simpler connectivity between DiveBits components and a higher degree of automation of the DiveBits IP flow. To add the complete repository of Block IP components to your project's IP catalog, call DB\_0a\_add\_block\_ip\_repo.

• RTL: DiveBits provides the majority of its components as VHDL entities that can be instantiated in a design's top-level IP file (see below for integrating a DiveBits HDL component lower in the hierarchy). To add the DiveBits VHDL sources to your Vivado project, call DB\_0b\_add\_rtl\_ip\_repo.

#### 4.3.1 Adding divebits\_config




Figure 3: divebits\_config

Every DiveBits design, no matter if block design or RTL flow, needs exactly 1 *divebits\_config* component (see Figure 3). This component holds the BlockRAM that stores an individual bitstream's diversified data and distributes it to the data-receiving DiveBits components. Make sure to add it first to your design. While all configuration parameters for this block/entity are preset with default values, you need to make a few important design considerations:

#### Release wiring and polarity

DiveBits configuration only operates once at FPGA startup. After the bitstream has been loaded and FPGA operation begins, the *divebits\_config* component distributes data over the DiveBits serial interconnect. Only after all DiveBits data has been distributed, other components should start operating. For this purpose, *divebits\_config* provides as signal <code>sys\_release\_out</code> which changes state to release system operation.

**divebits\_config** can start operation automatically after the FPGA begins operation (Global Set/Reset), however in most designs, it will itself wait for a release on its input **sys\_release\_in**. There are two common usage scenarios:

sys\_release\_in receives a Locked signal from a clock manager, which is usually directly connected to a system reset manager. The clock manager indicates with it that the system clock is stable and system operation can safely begin. Instead, divebits\_config now consumes this signal and begins operation, and its sys\_release\_out hands down the locked state to the reset manager after the DiveBits configuration is done.

sys\_release\_in receives a system Reset signal and holds the rest of the system in reset with its sys\_release\_out until it is done.

divebits\_config holds the sys\_release\_out for a configured number of cycles after completing operation, thereby ensuring that all data-receiving components have completed processing the data, as well as that constant signals have reached a stable state if the DiveBits clock domain is asynchronous to the system clock domain (see below). The block IP option *Release Delay Cycles* and the corresponding VHDL generic DB\_RELEASE\_DELAY\_CYCLES can be set between 20 and 259 cycles. The default of 20 is considered safe.

The meaning and polarity of **Release** is opposite to **Reset**: When the signal is ACTIVE, the system is released to operate. The default polarity of **ACTIVE\_HIGH** (i.e. set for a high-active clock manager locking signal or a low-active reset signal) can be changed in the block parameter **Release Active High** or the VHDL generic **DB\_RELEASE\_ACTIVE\_HIGH**.

#### DiveBits topology and CRC check

DiveBits components can be connected in two types of topologies:

- In a classic bus topology, the DiveBits\_out port of divebits\_config is connected to the DiveBits\_in port of all data-receiving components. This is the least resource-intensive topology, however depending on the number of receiving components, a slightly higher fanout results.
- The components can also be connected in a daisy-chain topology, where each component's DiveBits\_in is connected to another component's DiveBits\_out. The data is routed through a receiving shift register in each component. The order of connection of the components does not matter. The last component in the chain needs to connect back to divebits\_config's DiveBits\_Feedback port.

The main purpose of this topology is that *divebits\_config* can check the integrity of the data stream after it has passed all components. It computes a *CRC32* checksum on the received data and only releases the <code>sys\_release\_out</code> when the checksum matches. Otherwise, it restarts the DiveBits configuration process.

To active the CRC32 check, select the block IP option *Daisy chain input with CRC check* or set the VHDL generic DB\_DAISY\_CHAIN\_CRC\_CHECK to true.

#### **Clocking considerations**

All DiveBits component need to be connected to the same clock as the interconnect communication is clock-synchronous.

In the most straightforward usage, the DiveBits components use the same clock as all the design components connected to them. However, complex designs might use multiple independent clocks that could be phase-synchronous or asynchronous.

Furthermore, if timing closure is hard, DiveBits components can be put on a comparably slow clock to ease timing pressure. As they are only communicating hundreds, maybe low thousands, of bits once at FPGA startup, the incurred startup delay is often non-critical.

If the DiveBits components have different clocks than some or all components connected to them, make sure to declare the corresponding clocks asynchronous to each other. The delayed release mechanism will ensure that all output signals are settled and no metastability ensues.

#### 4.3.2 Adding data-receiving DiveBits components

All other DiveBits components can be added and connected as required in the bus or daisy-chain topologies. While the graphical block design only requires a mouse click-and-drag to connect to components, in the RTL flow two separate signals  $db\_clock$  and  $db\_data$  need to connected between components. Currently, the following components are available:

- divebits\_constant\_vector: (Block IP and VHDL) Provides a single constant of configurable width (1-64 bits) to other system components.
- divebits\_4\_constant\_vectors: (Block IP and VHDL) Provides four constants of the same configurable width (1-64 bits) to other system components.
- divebits\_16\_constant\_vectors: (Block IP and VHDL) Provides 16 constants of the same configurable width (1-64 bits) to other system components.
- divebits\_BlockRAM\_init: (Block IP and VHDL) Operates as a master for a native BlockRAM interface and initializes a BlockRAM of arbitrary size and data width through one of its two ports.
   The other port can therefore be used by the system to retrieve constant ROM data.
- divebits\_AXI\_4\_constant\_registers: (Block IP only) Constitutes a memory-mapped AXI
  Subordinate with 4 read-only 32-bit data registers. Can provide diversified data to a CPU
  system without re-compiling the software.
- divebits\_AXIS\_Master: (Block IP only) An AXI Stream master that can write up to 256 data words into an AXI stream. Data width is configurable between 32 and 1024 in power-of-two steps.
- divebits\_AXI\_Master\_ReadWrite: (Block IP only) An AXI master that can replace a CPU for simple configuration tasks. Can execute diversified programs composed of a simple set of opcodes to:
  - Write values to memory-mapped AXI subordinates.
  - Copy values between AXI subordinates.
  - Repeatedly read from an AXI subordinate address (polling) until specific bits are set or cleared. Wait cycles can be configured so the polling doesn't clog the interconnect.
- divebits\_AXI\_Master\_WriteOnly: (Block IP only) A simpler AXI master that can only write to memory-mapped AXI addresses. Can repeat writes on bus errors, so for example a full AXI Uartlite FIFO can be handled without explicit reads.

Connecting the system-side of these components obviously differs for each component, as does the YAML configuration. See Section 5 for detailed descriptions.

All data-receiving components share a set of configuration parameters/VHDL generics:

DB Address/DB\_ADDRESS: The unique DiveBits address of this component in the design.
 divebits\_config is always address 0, all other components can be assigned addresses between
 1 and 65534/0xFFFE.

Addresses don't *have* to be set explicitly in the block design flow, as the next flow step can assign unique addresses automatically. You don't have to know the address to specify diversified data, that is done by block name.

The RTL flow is not able to do automatic re-assignment of VHDL generics because of Vivado's limitations. You have to assign each DiveBits component a unique **DB\_ADDRESS** value, or the DiveBits flow will abort and ask you to fix it.

- Daisy-Chaining possible/DB\_DAISY\_CHAIN: This parameter is somewhat cosmetic as it shuts off the DiveBits\_Out port when unchecked/set to false. It doesn't have any effect in the RTL flow. Since Synthesis will optimize away any unused outputs anyway, no resources are saved by changing the option.
- Enable Local Release Signal/DB\_LOCAL\_RELEASE: In large-scale designs, global synchronous resets might not be feasible. Therefore, each data-receiving component can provide a local reset/release signal named local\_release\_out which releases a defined number of cycles after the component's data was received. The number of wait cycles is specified with Local Release Delay Cycles/DB\_RELEASE\_DELAY\_CYCLES and the polarity can be set with Local Release High Active/DB\_RELEASE\_HIGH\_ACTIVE.

#### 4.4 Extraction of DiveBits component data, YAML template file

After design entry has finished, call either

> DB\_1a\_block\_component\_extraction

for the block design flow or

> DB\_1b\_rtl\_component\_extraction

for the RTL flow. The call accomplishes the following steps:

- It identifies all DiveBits components added during design entry by type, name, DiveBits address and component-specific parameters.
- If a DB Address has been used twice, the block design flow will automatically re-assign a unique address.

The RTL flow can't do that, so it aborts with a suggestion to the designer to re-assign addresses and re-execute the command.

Based on the component parameters, DiveBits calculates how many configuration bits of diversified data need to be stored in BlockRAM and how many BlockRAMs are required. The number of BlockRAMs required is an implementation parameter for *divebits\_config* and needs to be changed before synthesis if it is different from the default value of 1.

For the block design flow, DiveBits can automatically adjust the requisite parameter,  $DB_NUM_0F_32K_ROMS$ .

The RTL flow, again, cannot do this. It aborts and informs the user to set the VHDL generic DB\_NUM\_OF\_32K\_ROMS to the required value and re-execute the command.

- All structural data that is required for later processing is stored in the file
   \$DIVEBITS\_DATA/1\_extracted\_components/db\_components.yamI
- A template YAML file that illustrates how to specify parameters for the various components is placed in

**\$DIVEBITS\_DATA**/2\_config\_file\_template/db\_template.yaml

This file is also later provided to user-written Python programs and can be used to import a skeleton data structure that can then be populated with diversification data.

#### 4.5 Bitstream implementation

After the data extraction is finished (without RTL flow abort due to address conflict or wrong number of config BlockRAMs), regular time-intensive bitstream generation can be initiated.

If you are using Vitis or another tool to build processor binaries that will be included in BlockRAM locations in the bitstream, please continue with that step. You will be able to specify the binary-augmented bitstream instead of the implementation-result bitstream in the next step.

# 4.6 Bitstream copy and extraction of config BRAM location(s)

After bitstream implementation, call

> DB\_2\_get\_memory\_data\_and\_bitstream \$BIT\_PATH

This call accomplishes two tasks:

- It opens the implementation result to retrieve the location of the BlockRAM(s) inside the divebits\_config component. With that information, an MMI file is built. The MMI file is required later to insert the configuration bits into the correct bitstream location.
- DiveBits makes a private copy of the bitstream produced by the implementation run. with the optional \$BIT\_PATH parameter you can specify a different bitstream than the one in the implementation run folder. As mentioned before, the purpose is to specify a bitstream that has been augmented with other data (like software binaries) after implementation.

# 4.7 Provision/generation of YAML configuration files

Before initiating the generation of diversified bitstreams, the corresponding YAML configuration files need to be provided in

#### **\$DIVEBITS\_DATA/3\_bitstream\_config\_files/**

(one YAML file for each bitstream). The YAML files have to follow the basic structure shown in the generated template file and provide component-specific data structures as detailed in Section 5.

How the files are provided and generated is up to the FPGA designer, but the collection of DiveBits Tcl commands include one to call a Python script from the console:

#### > DB\_PT\_run\_python3\_config\_generator \$SCRIPT

CAUTION: This wrapper command is the only way that Python scripts should be called from the Vivado Tcl console, as it bypasses the inadequate Python installation that Vivado uses internally and instead calls the system-installed Python 3 with the added **PyYAML** and **bitstring** packages.

Furthermore, it automatically adds the two call parameters

#### -t \$TEMPLATE\_FILE\_DIR -c \$BITSTREAM\_CONFIG\_DIR

that tell the script where to find the template and where to put the configuration files.

#### 4.8 Generation of diversified bitstreams

Based on the provided or generated configuration files, diversified bitstreams can now be generated by calling

#### > DB\_3\_generate\_bitstreams

The resulting files will be placed in

#### **\$DIVEBITS\_DATA/7\_output\_bitstreams/**

and can be used for download to the target(s).

# 5 List of data-receiving DiveBits components

In this section, you find all data-receiving DiveBits components with their function-specific parameters/generics, ports and YAML configuration structures.

#### 5.1 Block and RTL components

#### 5.1.1 divebits\_constant\_vector




Figure 4: divebits\_constant\_vector

Provides a single constant bit vector of configurable length.

#### Parameters/Generics

- Vector Width/DB\_VECTOR\_WIDTH specifies the width of the vector between 1 and 64 bit.
- Default Value/DB\_DEFAULT\_VALUE specifies a default value shown if the component is not reconfigured. As this is of type integer, only 31-bit wide positive values can be specified at maximum.

#### **Signals**

Vector\_Out is the configurable-width constant vector output

#### YAML configuration

```
- BLOCK_PATH: /divebits_constant_vector_1
CONFIGURABLE:
VALUE: 0x42
```

A decimal or hexadecimal value can be specified.

#### 5.1.2 divebits\_4\_constant\_vectors




Figure 5: divebits\_4\_constant\_vectors

Provides 4 constant bit vectors of (identical) configurable length.

#### Parameters/Generics

- Vector Width/DB\_VECTOR\_WIDTH specifies the width of the vectors between 1 and 64 bit.
- Default Value All/DB\_DEFAULT\_VALUE\_ALL specifies a default values shown by all vectors
  if the component is not reconfigured. As this is of type integer, only 31-bit wide positive values
  can be specified at maximum.
- **Default Value 00..03**/DB\_DEFAULT\_VALUE\_[00..03] specify default values for each vector shown if the component is not reconfigured. The same integer limitation applies

#### **Signals**

• Vector [00..03] are the configurable-width constant vector outputs

#### YAML configuration

```
- BLOCK_PATH: /divebits_4_constant_0
CONFIGURABLE:
VALUE_00: OxDEADBEEF
VALUE_01: 0x0815
VALUE_02: 0
VALUE_03: 4711
```

Decimal or hexadecimal values can be specified.

#### 5.1.3 divebits\_16\_constant\_vectors

Provides 16 constant bit vectors of (identical) configurable length.

#### Parameters/Generics

- Vector Width/DB\_VECTOR\_WIDTH specifies the width of the vectors between 1 and 64 bit.
- Default Value All/DB\_DEFAULT\_VALUE\_ALL specifies a default values shown by all vectors
  if the component is not reconfigured. As this is of type integer, only 31-bit wide positive values
  can be specified at maximum.
- **Default Value 00..15**/DB\_DEFAULT\_VALUE\_[00..15] specify default values for each vector shown if the component is not reconfigured. The same integer limitation applies

#### **Signals**

• Vector\_[00..15] are the configurable-width constant vector outputs

#### YAML configuration

```
- BLOCK_PATH: /divebits_4_constant_0
CONFIGURABLE:
VALUE_00: 0xA0000000
VALUE_01: 42
[..]
VALUE_15: 0xA000000F
```

Decimal or hexadecimal values can be specified.

#### 5.1.4 divebits\_BlockRAM\_init




Figure 6: divebits\_BlockRAM\_init

A write master that can be connected to one side of a dual-port BlockRAM to initialize it with data.

#### Parameters/Generics

- BRAM Port Data Width/DB\_BRAM\_DATA\_WIDTH specifies the actual data width being stored
- BRAM Port Address Width/DB\_BRAM\_ADDRESS\_WIDTH specifies the actual address width and consequently the memory depth.
- BRAM Controller Mode/DB\_BRAMCTRL\_MODE is a boolean that, when selected, extends
  the actual address width to 32bit and the actual data width to the next power of 2. This is
  required in block designt for the IP Integrator to recognize the component as a BRAM Controller.

#### **Signals**

• CLK, ADDR, DOUT, WEN, RST are the common output signals for synchronous BlockRAM write control and compose the BRAM interface.

#### **YAML** configuration

```
- BLOCK_PATH: /divebits_BlockRAM_init_0
CONFIGURABLE:
default_value: Oxffffffff
ranges:
- from: 0x200
to: 0x2ff
value: 0xAA000077
words:
0x0: 42
0x1: 747
0x1ff: 0xDEADBEEF
```

**CONFIGURABLE** for the *divebits\_BlockRAM\_init* component is a dictionary (key-value store) with the three keys **default\_value**, **ranges** and **words**. All addresses and data words can be specified in decimal or hexadecimal.

default\_value holds the value for all addresses that are not otherwise specified.
words is a nested dictionary where specific data word addresses can be assigned data values.

ranges is a list, where each list element is a dictionary with the three keys three keys from, to and value. Each set allows to specify an address range that is initialized with the same word.

# 5.2 Block-only components

#### 5.2.1 divebits\_AXI\_4\_constant\_registers




Figure 7: divebits\_AXI\_4\_constant\_registers

This is a an AXI Subordinate component that provides 4 constant, memory-mapped 32-bit registers. It can provided diversified data to a CPU system without re-compiling the software.

#### Parameters/Generics

Default Value/DB\_DEFAULT\_VALUE specifies an identical 32-bit default value for all 4 registers.

#### **Signals**

S00\_AXI is an AXI4Lite Subordinate interface with all the requisite signals.

#### **YAML** configuration

```
- BLOCK_PATH: /divebits_AXI_4_constant_registers_0

CONFIGURABLE:

REGISTER_00_VALUE: 0xA380

REGISTER_01_VALUE: 0xB787

REGISTER_02_VALUE: 314159

REGISTER_03_VALUE: 2718
```

Values for all four 32-Bit registers can be specified in decimal or hexadecimal.

#### 5.2.2 divebits\_AXIS\_Master




Figure 8: divebits\_AXIS\_Master

An AXI Stream Master that can write a configurable number of words into an AXI Stream.

#### Parameters/Generics

- Data Word Width/DB\_DATA\_WIDTH can be set to any power of 2 from 32 to 1024.
- Number Of Data Words/DB\_DATA\_WIDTH can be set to any power of 2 from 32 to 256.
   This defines the storage depth, however less words than set here can be configured.

#### **Signals**

■ MOO\_AXIS is an AXI4 Stream Master interface with all the requisite signals.

#### YAML configuration

```
- BLOCK_PATH: /divebits_AXIS_Master_O
CONFIGURABLE:
WORD_COUNT: 3
DATA:
0:
TDATA: Oxdeadbeef
TLAST: false
1:
TDATA: Oxcoffee77
TLAST: false
2:
TDATA: OxbadcOcOa
TLAST: true
```

WORD\_COUNT has to be explicitly set to a number smaller or equal than the specified storage size. DATA is a dictionary with keys numbered from 0 to WORD\_COUNT-1. Each key is itself a dictionary with the values for TDATA (decimal or hexadecimal) and TLAST (boolean).

#### 5.2.3 divebits\_AXI\_Master\_ReadWrite

# divebits\_AXI\_Master\_0 + DiveBits\_in m00\_axi\_aclk m00\_axi\_aresetn | M00\_AXI + | | | | | | | | DiveBits\_out + | | | | | | | READ\_ERROR WRITE\_ERROR divebits\_AXI\_Master\_ReadWrite\_v1.0

Figure 9: divebits\_AXI\_Master\_ReadWrite

An AXI master that can replace a CPU for simple configuration tasks. Can execute diversified programs composted of a simple set of opcodes to:

- Write values to memory-mapped AXI subordinates.
- Copy values between AXI subordinates.
- Repeatedly read from an AXI subordinate address (polling) until specific bits are set or cleared.
   Wait cycles can be configured so the polling doesn't clog the interconnect.

#### Parameters/Generics

- Number Of AXI Master Instruction Words/DB\_NUM\_CODE\_WORDS can be set to 64, 128 or 256 instruction words.
- Wait And Repeat Access After Bus Error/DB\_REPEAT\_AFTER\_BUS\_ERROR is a boolean
  that determines if an operation is tried again after a bus error or if the Master freezes.
- Bitwidth of Repeat Waitcycles counter/DB\_REPEAT\_WAITCYCLES\_WIDTH can be specified from 3 to 20. If the previous option is activated, the master waits for (2ŴIDTH) cycles before trying again.

#### **Signals**

- MOO\_AXI is an AXI4Lite Master interface with all the requisite signals.
- READ\_ERROR signals a bus read error happened.
- WRITE\_ERROR signals a bus write error happened.

#### YAML configuration

```
- BLOCK_PATH: /divebits_AXI_Master_0
 CONFIGURABLE:
   OPCODE_COUNT: 5
   CODE:
      0:
        OPCODE: SET BASE ADDR
        ADDR: 0x40600000
        OPCODE: WRITE_FROM_CODE
        ADDR: 4
       DATA: 65
      2:
        OPCODE: READ_TO_BUFFER
        ADDR: 0
      3:
        OPCODE: WRITE FROM BUFFER
        ADDR: 4
      4:
        OPCODE: READ_CHECK_WAIT
        ADDR: 8
        CHECK MASK: 0x000000F
        CHECK DATA: 0x00000003
```

OPCODE\_COUNT has to be set to the amount of following opcodes.

**CODE** is a dictionary of multiword opcode keys numbered from **0** to **OPCODE\_COUNT**-1. Each entry is another dictionary of opcode data. The available opcodes are:

- SET\_BASE\_ADDR sets an address base for all following relative address operations with the key ADDR. This is useful to read and configure peripherals with a base address and register offsets.
- READ\_TO\_BUFFER reads from the specified ADDR offset into a buffer register.
- WRITE\_FROM\_BUFFER writes to the specified ADDR offset from the buffer register.
- WRITE\_FROM\_CODE writes DATA to the specified ADDR offset.
- READ\_CHECK\_WAIT reads from the specified ADDR offset and checks if all bits set in CHECK\_MASK are identical with the same bits in CHECK\_DATA. In the example shown above, the master reads from address offset 8 and then only checks the lower 4 bit of that read against 0x3. If they are not identical, it loops an reads again until they are.

#### 5.2.4 divebits\_AXI\_Master\_WriteOnly




Figure 10: divebits\_AXI\_Master\_WriteOnly

A simpler AXI master that can only write to memory-mapped AXI addresses. Can repeat writes on bus errors, so for example a full **AXI Uartlite** FIFO can be handled without explicit reads.

#### Parameters/Generics

- Number Of AXI Master Instruction Words/DB\_NUM\_CODE\_WORDS can be set to 64, 128 or 256 instruction words.
- Wait And Repeat Access After Bus Error/DB\_REPEAT\_AFTER\_BUS\_ERROR is a boolean
  that determines if an operation is tried again after a bus error or if the Master freezes.
- Bitwidth of Repeat Waitcycles counter/DB\_REPEAT\_WAITCYCLES\_WIDTH can be specified from 3 to 20. If the previous option is activated, the master waits for (2ŴIDTH) cycles before trying again.

#### **Signals**

- MOO\_AXI is an AXI4Lite Write Master interface with all the requisite signals.
- WRITE\_ERROR signals a bus write error happened.

#### YAML configuration

```
- BLOCK_PATH: /divebits_AXI_Master_WriteOnly_0

CONFIGURABLE:

OPCODE_COUNT: 3

CODE:

O:

OPCODE: SET_BASE_ADDR

ADDR: Ox40600000

1:

OPCODE: WRITE_FROM_CODE
```

```
ADDR: 4
DATA: 65
2:
OPCODE: WRITE_FROM_BUFFER
ADDR: 4
```

OPCODE\_COUNT has to be set to the amount of following opcodes.

**CODE** is a dictionary of multiword opcode keys numbered from **0** to **OPCODE\_COUNT-1**. Each entry is another dictionary of opcode data. The available opcodes are:

- SET\_BASE\_ADDR sets an address base for all following relative address operations with the key ADDR. This is useful to read and configure peripherals with a base address and register offsets.
- WRITE\_FROM\_CODE writes DATA to the specified ADDR offset.
- WRITE\_FROM\_BUFFER writes the last written DATA again to the specified ADDR offset from the buffer register.