

### Power Supply and Reset



File: power\_supply\_and\_clock.kicad\_sch

### Instruction Register and Decoder



File: instruction\_register.kicad\_sch

### Registers



File: registers.kicad\_sch

### ALU





File: ALU.kicad\_sch

### Skip Register



File: skip\_register.kicad\_sch



### Edge Connectors

Copyright (c) 2025 Rhys Weatherley

Sheet: /

File: UE14500-TTL.kicad\_sch

**Title: UE14500 TTL 1-bit Microprocessor**


Size: A4

Date: 2025


Rev: 1

KiCad E.D.A. 8.0.9

Id: 1/6



Required Clock Signals



CLK1 rising edge - Load instruction into instruction register  
CLK1 falling edge - Update registers and memory  
CLK2 rising edge - Update skip register  
CLK2 falling edge - Increment program counter / advance tape position

Power Supply and Reset

Copyright (c) 2025 Rhys Weatherley

Sheet: /Power Supply and Reset/  
File: power\_supply\_and\_clock.kicad\_sch

**Title: UE14500 TTL 1-bit Microprocessor**

Size: A4 Date: 2025

KiCad E.D.A. 8.0.9


Rev: 1

Id: 2/6




Registers are loaded on the falling edge of CLK1.


RR – Result Register




IEN – Input Enable Register




CAR – Carry Register



OEN – Output Enable Register



Latch downstream registers and memory  
on the falling edge of WRITE.



Registers

Copyright (c) 2025 Rhys Weatherley

Sheet: /Registers/  
File: registers.kicad\_sch


**Title: UE14500 TTL 1-bit Microprocessor**


Size: A4  
KiCad E.D.A. 8.0.9

Date: 2025

Rev: 1

Id: 4/6





Skip Register

Copyright (c) 2025 Rhys Weatherley

Sheet: /Skip Register/  
File: skip\_register.kicad\_sch

**Title: UE14500 TTL 1-bit Microprocessor**

Size: A4 Date: 2025

KiCad E.D.A. 8.0.9

Rev: 1

Id: 6/6