







CPU 1

Copyright (c) 2026 Rhys Weatherley


Sheet: /CPU 1/
File: cpu1.kicad_sch

Title: Dual Core 65C02 Computer

Size: A4
KiCad E.D.A. 8.0.9

Date: 2026

Rev:
Id: 2/10



CPU 2

Copyright (c) 2026 Rhys Weatherley

Sheet: /CPU 2/
File: cpu2.kicad_sch

Title: Dual Core 65C02 Computer

Size: A4
KiCad E.D.A. 8.0.9

Date: 2026

Rev:
Id: 3/10



Copyright (c) 2026 Rhys Weatherley

Sheet: /Memory/
File: memory.kicad_sch

Title: Dual Core 65C02 Computer


Size: A4

Date: 2026


KiCad E.D.A. 8.0.9

Rev:


Id: 5/10



Address Decoding		
Copyright (c) 2026 Rhys Weatherley		
Sheet: /Address Decoding/ File: address_decoding.kicad_sch		
Title: Dual Core 65C02 Computer		
Size: A4	Date: 2026	Rev:
KiCad E.D.A. 8.0.9		Id: 6/10



Address range: \$8210 to \$821F on CPU1
Other VIA's can be placed at \$822x, \$824x, \$828x, and \$830x.
A4 must not be 1 in the other addresses or a bus conflict will occur.



VIA

Copyright (c) 2026 Rhys Weatherley


Sheet: /VIA/
File: via.kicad_sch

Title: Dual Core 65C02 Computer



Size: A4
KiCad E.D.A. 8.0.9

Date: 2026

Rev:
Id: 8/10



Address range \$8600 to \$86FF is used for Z80-style I/O.



Note: DMA is not supported on this bus.

RCBus Interface

Copyright (c) 2026 Rhys Weatherley

Sheet: /RCBus/
File: rcbus.kicad_sch

Title: Dual Core 65C02 Computer

Size: A4
KiCad E.D.A. 8.0.9

Date: 2026

Rev:
Id: 10/10