







CPU 1

Copyright (c) 2026 Rhys Weatherley


Sheet: /CPU 1/
File: cpu1.kicad_sch

Title: Dual Core 65C02 Computer

Size: A4
KiCad E.D.A. 8.0.9

Date: 2026

Rev:
Id: 2/11



CPU 2

Copyright (c) 2026 Rhys Weatherley


Sheet: /CPU 2/
File: cpu2.kicad_sch


Title: Dual Core 65C02 Computer

Size: A4
KiCad E.D.A. 8.0.9



Date: 2026

Rev:
Id: 3/11





Memory	
Copyright (c) 2026 Rhys Weatherley	
Sheet: /Memory/ File: memory.kicad_sch	
Title: Dual Core 65C02 Computer	
Size: A4	Date: 2026
KiCad E.D.A. 8.0.9	Rev: Id: 5/11



Memory Map:

\$0000 - \$01FF - Zero page and stack for CPU1
 \$0200 - \$03FF - Zero page and stack for CPU2
 \$0400 - \$7FFF - Shared RAM
 \$8000 - \$8FFF - I/O Devices
 \$9000 - \$BFFF - Spare
 \$C000 - \$FFFF - This CPU's ROM

Address Decoding

Copyright (c) 2026 Rhys Weatherley

Sheet: /Address Decoding/
 File: address_decoding.kicad_sch

Title: Dual Core 65C02 Computer


Size: A4


Date: 2026


Rev:

KiCad E.D.A. 8.0.9

Id: 6/11







ACIA

Copyright (c) 2026 Rhys Weatherley

Sheet: /ACIA/
File: acia.kicad_sch



Title: Dual Core 65C02 Computer

Size: A4 Date: 2026

KiCad E.D.A. 8.0.9

Rev:
Id: 9/11

Address range \$8600 to \$86FF is used for Z80-style I/O.



RCBus Interface


Copyright (c) 2026 Rhys Weatherley

Sheet: /RCBus/
File: rcbus.kicad_sch

Title: Dual Core 65C02 Computer

Size: A4 Date: 2026
KiCad E.D.A. 8.0.9

Rev:
Id: 10/11



Provides a 1ms signal to the CPU's for timing events when RV1 = 2K2

1000Hz Tick Timer

Copyright (c) 2026 Rhys Weatherley

Sheet: /Tick Timer/

File: tick_timer.kicad_sch

Title: Dual Core 65C02 Computer

Size: A4

Date: 2026

Rev:

KiCad E.D.A. 8.0.9

Id: 11/11