Verification of digital circuits using JavaBachelor's project

19th of May 2025

Rasmus Wiuff

DTU

Outline

Introduction

Problem specification

Design

Implementation

Defining tests

Running tests

Result

Further development

Conclusion

Introduction

- Chip design requires verification
- Verification most commonly done using UVM
- Commonly used frameworks: Chisel, SpinalHDL, pyuvm
 - o pyuvm requires UVM approach
 - o Chisel, SpinalHDL requires adapting to Scala
- ABV and formal verification improves the verification step

Verification cycles reduced by 25-30% Pre-silicon bug detection rates improved by 20% Security vulnerability detection increased by 40%


Problem specification

A chip verification framework written in Java, supporting SystemVerilog and core ideas from ABV, thus making it easy for designers to write their designs in SystemVerilog and use a well known language to implement assertion based tests.

| Challenge | Success Criteria |
|-------------------|--|
| Simulation driver | Launching and handling output from Verilator |
| Peek-poke-step | Basic verification tests |
| Assertions | SVA assertions |
| Test-translation | Translate tests into a test bench |
| Concurrency | Concurrent execution of the tests |

Use cases

- Adding devices
- Adding tests
- Configuring tests
- Run simulations



Separation of responsibility


The Brewer

- Adding devices
- Handling test logic
- Preparing test benches


The Forge

- Define command arguments
- Launch Verilator
- Collect Verilator output
- Handle concurrency

The final workflow



The program structure



Batch

```
© Batch

2 ArrayLat-Stripy-sters

2 ArrayLat-Stripy-sters

2 ArrayLat-Stripy-sters

3 ArrayLat-Stripy-sters

4 Health May-String, ArrayLat-String>> assertions

4 Void Stepl

4 Void Sport (Signal)

4 Void AddStgrall Signal)

4 Void AddStgrall Signal

4 Void AddStgrall Signal

4 Void AddStgrall Signal

4 Void AddStgrall Signal

5 Void AddStgrall Signal

6 Void AddStgrall Signal

7 Void AddStgrall Signal

8 Void AddStgrall Signal

8
```

```
public void peek(Signal signal) {
    steps.add("std::cout << \"\\n Peek on " + signal.getName()</pre>
        + ": \" << (int)(dut->" + signal.getName()
        + ") << \" @ simtime: \" << sim_time << std::endl;\n");
public void poke(Signal signal, BigInteger integer) {
    steps.add("dut->" + signal.getName() + " = "
        + integer.intValue() + ";\n");
    steps.add("std::cout << \"\\n Poke on " + signal.getName()</pre>
        + ": " + integer.intValue()
        + "\"<< \" @ simtime: \" << sim_time << std::endl;\n");
public void expect(Signal signal, BigInteger integer) {
    steps.add("std::cout << \"\\n Expected " + integer.intValue()</pre>
        + " on " + signal.getName()
        + ". Recieved \" << (int)(dut->" + signal.getName()
        + ") << \" @ simtime: \" << sim_time << std::endl;\n");
```

Brewer



```
public void brew(Batch batch) {
  Testbench testbench = new Testbench(dut, batch.getName(), clocks);
  if (batch.assertions()) {
    HashMap<String, ArrayList<String>> assertions =
                                         batch.getAssertions();
    Set<String> functions = assertions.keySet();
    functions.forEach(f -> assertions.get(f).forEach(
                                         s -> testbench.addFunc(s))):
    testbench.add(" while (sim_time < MAX_SIM_TIME) {\n");</pre>
    . . .
    functions.forEach(f -> testbench.add(f + "\n"));
    . . .
  ArrayList<String> steps = batch.getSteps();
 for (String step : steps) {
    testbench.add(step);
  testbenches.add(testbench):
```

Testbench

```
C Testbench

ArrayList<String> preamle
ArrayList<String> end
ArrayList<String> test
String dut
int dock
String name
String name
void populate()
ArrayList<String> getLines()
ArrayList<String> getLines()
```

```
public void populate() {
 preamble.add("#include <verilated.h>\n"):
 preamble.add("#include \"V" + testName + ".h\"\n");
  main.add("int main(int argc, char** argv, char** env) {\n");
 main.add(" V" + testName + " *dut = new V" + testName + ":\n");
 main.add(" Verilated::traceEverOn(true):\n"):
  . . .
 main.add("
             m trace->open(\"waveform" + testName + ".vcd\"):\n");
 end.add("
              exit(EXIT SUCCESS):\n"):
public ArrayList<String> getLines() {
  ArrayList<String> returnList = new ArrayList<>();
 returnList.addAll(preamble);
 returnList.addAll(test);
 returnList.addAll(end);
 return returnList:
```

Forge



```
public static void simulate() {
   prelude():
    ArrayList<String> tests = new ArrayList<>();
    brewers.forEach(b -> b.getTestbenches().forEach(
                    t -> tests.add(t.getName())));
    for (String test : tests) {
        ArrayList<String> list = new ArrayList<>();
        if (wsl) list = wsl();
        list.add("make");
        list.add(test);
        orders.add(list):
   new Barista(orders):
public static void prelude() {
    brewers.forEach(b -> b.grind());
   new Makefile(brewers);
```

Peeking and poking

```
Forge.enableWSL(true);
Brewer alu = new Brewer("alu"):
Batch batch = new Batch("PeekPokeStep");
Signal signal = new Signal("in_valid", 1);
batch.addSignal(signal);
batch.peek(signal);
batch.poke(signal, BigInteger.ONE);
batch.step();
batch.peek(signal);
batch.step();
batch.poke(signal, BigInteger.ZERO);
batch.step();
batch.peek(signal);
batch.step();
batch.step();
alu.brew(batch);
Forge.simulate();
```







Expect

```
Forge.enableWSL(true);
Brewer alu = new Brewer("alu");
Batch batch = new Batch("Expect");
Signal signal = new Signal("in_valid", 1);
batch.addSignal(signal);
batch.step();
batch.expect(signal, BigInteger.ONE);
batch.peek(signal);
batch.step();
alu.brew(batch);
Forge.simulate();
```

```
Exptected 1 on in_valid. Recieved 0 a simtime: 2
Peek on in_valid: 0 a simtime: 2
```

Concurrency

```
Forge.enableWSL(true);
Brewer alu = new Brewer("alu");
Brewer alu2 = new Brewer("alu2"):
Batch batch = new Batch("PeekPokeStep");
Signal signal = new Signal("in_valid", 1);
batch.addSignal(signal);
batch.peek(signal);
batch.poke(signal, BigInteger.ONE);
batch.step();
batch.peek(signal);
batch.step();
batch.poke(signal, BigInteger.ZERO);
batch.step();
batch.peek(signal);
batch.step();
batch.step():
alu.brew(batch);
alu2.brew(batch);
Forge.simulate();
```

```
1.11 310.11 kB/s 615.36 MB BORROT14\triviuf
                                                                            OpenIDK Platform binary
                                                                            Windows Subsystem for Linux
                                              1.35 MR_BORROT14\rwinf
conhost eve
                 11620
                                              1.16 MR_ROBBOT140 minf
                                                                            Console Window Host
                                               2.5 MB_BOBBOT14\rwiuf
                                                                            Windows Subsystem for Linux
✓ 🔞 wslhost.exe 22280
                                              2.29 MB_BORBOT14\rwiuf
                                                                            Windows Subsystem for Linux
                 27932
                                              1.77 MR_BORBOT14\rwinf
                                                                            Console Window Host
                                              1.21 MB_BOBBOT14\rwiuf
                                                                            Windows Subsystem for Linux
                  9856
                                              1.18 MB BOBBOT14\rwiuf
                                                                            Console Window Host
                                              2.5 MB_BORROTT/Dissoil
                                                                            Windows Substitutes for Division

∨ 

© wilhostexe 8928

                                              2.23 MR_RORROT14\rwiuf
                                                                            Windows Subsystem for Linux
    conho... 14520
                                              1.74 MR_BORBOT14\rwinf
                                                                            Console Window Host
```

Assertions

No success (as such)

But why?

- Assertions are mostly time independent
- Testbench works, but lacks sectioning
- Including a run loop for assertions exclude peek-poke-step
- The devil is in the details:
 assertions.put(methodName + "(dut, sim_time)", assertion);


Further developments

- Implement working assertions
 - Redo testbench for time independency **②**
 - ∘ Fix assert **⊘**
- Employ Verilator multithreading 😵
- Expand assertions with cover logic

Conclusion

- Did not reach final goal: Implementing Assertion Based Verification
- SteelBrew communicates with Verilator
- SteelBrew uses Makefiles
- Basic testing methods
- Handles concurrent execution
- Handles multiple DUT's and test routines for each

Questions?



Assertion fix

- 1. Do a while in each testbench
- 2. Assertion methods defined before main method
- 3. Each test enclosed in simulation-time condition
- 4. Assertion method runs every cycle

