



VERIFICATION OF DIGITAL CIRCUITS USING JAVA

02125 BACHELOR PROJECT

by Rasmus Wiuff **s163977**
s163977@dtu.dk

Supervisor: Martin Schoeberl
masca@dtu.dk

Draft

Abstract

Add abstract

TODO LIST

Add abstract	0
Add summary of sections	2

CONTENTS

	Page
1 Summary	2
2 Introduction	3
2.1 The UVM methodology	3
2.2 Current verification tools	3
3 Problem specification and analysis	4
4 Design	5
5 Implementation	6
6 Testing	7
7 Conclusion	8
References	9
List of Figures	9
List of Tables	9

1 SUMMARY

Add summary of sections

2 INTRODUCTION

In the world of designing integrated systems on chips, it is crucial to describe these in some hardware description language in order to test designs before actual manufacturing. Part of testing these designs include writing tests in some framework supporting some abstraction and then simulate the chip using the applied framework, a process known as *verification*. One verifies the *Device Under Test* or DUT. One of the most common methodologies is *Universal Verification Methodology*, or simply UVM.

2.1. THE UVM METHODOLOGY

Using UVM, one have to built testbench components. These include e.g. drivers for converting tests into proper DUT stimulus, monitors for reading the state of the DUT and scoreboards for comparing expected behavior to actual behavior, etc. UVM has the great benefit, that once these components have been defined, they can be reused within the scope of some system of designs. This means a high overhead, with high reusability.

2.2. CURRENT VERIFICATION TOOLS

In todays landscape a myriad of verification tools exists. Projects like Chisel¹ and it's forked project SpinalHDL² discards the traditional SystemVerilog languages and testbenches altogether and implements their own description languages and pyuv³ takes UVM into python. [2][1]

¹On Github: github.com/chipsalliance/chisel

²On Github: github.com/SpinalHDL/SpinalHDL

³On Github: github.com/pyuv/pyuv

3 PROBLEM SPECIFICATION AND ANALYSIS

4 DESIGN

5 IMPLEMENTATION

6 TESTING

7 CONCLUSION

REFERENCES

- [1] “IEEE Standard for SystemVerilog–Unified Hardware Design, Specification, and Verification Language”. In: *IEEE Std 1800-2023 (Revision of IEEE Std 1800-2017)* (Feb. 2024), pp. 1–1354. DOI: [10.1109/IEEESTD.2024.10458102](https://doi.org/10.1109/IEEESTD.2024.10458102). URL: <https://ieeexplore.ieee.org/document/10458102>.
- [2] Kaushik Velapa Reddy. “Formal Verification with ABV : A Superior Alternative to UVM for Complex Computing Chips”. In: *International Journal of Scientific Research in Computer Science, Engineering and Information Technology* 10.6 (Nov. 5, 2024). Number: 6, pp. 90–98. ISSN: 2456-3307. DOI: [10.32628/CSEIT24106157](https://doi.org/10.32628/CSEIT24106157). URL: <https://ijsrcseit.com/index.php/home/article/view/CSEIT24106157>.

LIST OF FIGURES

LIST OF TABLES