02132 Assignment 2 Report

HARDWARE IMPLEMENTATION IN CHISEL OF A SMALL CPU RUNNING THE IMAGE EROSION

Group: 22

Mikkel Arn Andersen **s224187**Niclas Juul Schæffer **s224744**Rasmus Kronborg Finnemann Wiuff **s163977**github.com/rwiuff/02132Assignment2

November 12th

1 WORK DISTRIBUTION

Table 1 shows the work distribution for this project.

Table 1: Work distribution on the project

Name	Development tasks	Report tasks
Mikkel Arn Andersen Niclas Juul Schæffer Rasmus Wiuff	ISA, assembler compilation, machine instruction encoding, CPU Block design, Program Counter implementation	Sections 2.1 to 2.3

2 DESIGN

2.1. ISA AND ENCODING

The ISA instructions are inspired from Appendix A in the assignment description. Chosen instructions are listed in Table 2.

Table 2: Instruction-set architecture used in the assignment

Instruction	Syntax	Meaning			
Arithmetic instructions					
Addition	ADD Rx, Ry, Rz;	Rx = Ry + Rz			
Subtraction	SUB Rx, Ry, Rz;	Rx = Ry - Rz			
Immediate addition	ADDI Rx, Ry, z;	Rx = Ry + z			
Immediate subtraction	SUBI Rx, Ry, z;	Rx = Ry - z			
Immediate multiplication	MULT Rx, Ry, z;	$Rx = Ry \cdot z$			
Increment	INC, Rx	Rx = Rx + 1			
Logic instructions					
Bitwise OR	OR Rx, Ry, Rz;	Rx = Ry Rz			
Bitwise AND	AND Rx, Ry, Rz;				
Memory instructions					
Load immediate	LOADI Rx, y;	Rx = y			
Load data	LOAD Rx, Ry;	Rx = memory(Ry)			
Store data	STORE Rx, Ry;	memory(Ry) = Rx			
Control and flow instructions					
Jump	JMP x	GOTO INST x			
Jump if equal	JEQ Rx, Ry, z;	if(Rx > Ry) GOTO INST z			
END	END;	Terminate			



To design the instructions, first the bit sizes are considered. Some are given in the assignment. If there are 16 registers, these can be reached with $\log_2 16 = 4$ bits. Values for the logic and arithmetic operations are 16 bit as well as addresses in the memory. The opcodes fit within 4 bits. The instruction layout is laid out in Fig. 1.

Figure 1: Instruction layout. Ra and Rb are operands, Rd is the destination register. Remaining bits are used for either memory address or immediate value.

OPCODE (4 bits) 31···28	Rd (4 bits)	Ra (4 bits)	Rb (4 bits)	Value/address (16 bit)
	27···24	23···20	19···16	15⋯0

2.1.1. Opcodes As seen in Fig. 1 there are 4 bits allocated to opcodes. Table 2 accounts for fourteen instructions, all assigned an OPCODE shown in Table 3.

Table 3: OPCODE instruction bits.

OPCODE bits	Instruction	OPCODE bits	Instruction
0001	ADD	1000	LOADI
0010	SUB	1001	LOAD
0011	ADDI	1010	STORE
0100	SUBI	1011	INC
0101	MULT	1100	JMP
0110	OR	1101	JEQ
0111	AND	1111	END

2.2. COMPILE AND ENCODE

2.2.1. Compiled to assembler Listing 1 shows the erosion algorithm compiled to assembler using the ISA provided in Table 2.

2.2.2. Encoding the program The instruction set in Table 2 with opcodes in Table 3 is encoded using the instruction scheme in Fig. 1 as illustrated in Table 4. The program in Listing 1 is encoded to machine code in Listing 2.

Table 4: Encoding instructions under the instruction set and encoding scheme

Instruction	OPCODE	Rd	Ra	Rb	Value/address
ADD R1, R2, R3;	0001	0001	0010	0011	0000 0000 0000 0000
SUB R1, R2, R3;	0010	0001	0010	0011	0000 0000 0000 0000
ADDI R1, R2, 1;	0011	0001	0010	0000	0000 0000 0000 0001
SUBI R1, R2, 1;	0100	0001	0010	0000	0000 0000 0000 0001
MULT R1, R2, 1;	0101	0001	0010	0000	0000 0000 0000 0001
OR R1, R2, R3;	0110	0001	0010	0011	0000 0000 0000 0000
AND R1, R2, R3;	0111	0001	0010	0011	0000 0000 0000 0000
LOADI R1, 1;	1000	0001	0000	0000	0000 0000 0000 0001
LOAD R1, R2;	1001	0001	0000	0010	0000 0000 0000 0000
STORE R1, R2;	1010	0000	0001	0010	0000 0000 0000 0000
INC R1;	1011	0001	0001	0000	0000 0000 0000 0000
JMP 1;	1100	0000	0000	0000	0000 0000 0000 0001
JEQ R1, R2, 1;	1101	0000	0001	0010	0000 0000 0000 0001
END;	1111	0000	0000	0000	0000 0000 0000 0000



Listing 1: The program compiled to assembly

```
# Initial values
                                                24. LOAD R8, R7;
                                                                       # Save pixel in R8
00. LOADI RO, 0; # x counter
                                                25. MULT R6, R1, 20; # y * 20
                                                26. ADD R7, R6, R13; \# (x + 1) + y * 20
01. LOADI R1, 0;
                      # y counter
                   # Pixel limit
02. LOADI R2, 19;
                                                27. LOAD R9, R7;
                                                                       # Save pixel in R9
03. LOADI R3, 0; # Zero value
04. LOADI R4, 255; # 255 value
                                                28. AND R10, R8, R9; # AND R8 and R9, save to R10
                                                29. MULT R6, R14, 20; \# (y - 1) * 20
                                                                       \# x + (y - 1) * 20
        # For loop conditions
                                                30. ADD R7, R6, R0;
05. JEQ RO, R2, 4\overline{7}; # Check x, GOTO END
                                                31. LOAD R8, R7;
                                                                       # Save pixel in R8
06. JEQ R1, R2, 44;
                      # Check y, GOTO INC X
                                                32. AND R9, R8, R10; # AND R8 and R10, save to R9
        # Output image adress
                                                33. MULT R6, R15, 20; \# (y + 1) * 20
07. MULT R5, \dot{R}1, 20; # y * 20
                                                34. ADD R7, R6, R0; \# x + (y + 1) * 20
08. ADD R6, R0, R5; \# x + y * 20
                                                                       # Save pixel in R10
                                                35. LOAD R10, R7;
09. ADDI R5, R6, 400; # Out image address
                                                36. AND R8, R9, R10; # AND R9 and R10, save to R8
        # Process border pixel
                                                37. JEQ R8, R3, 40;
                                                                       # If = 0 GOTO Erosion
10. JEQ RO, R3, 40; # If x or y = 0
                                                            # No erosion
11. JEQ R1, R3, 40;
                      #
                                                38. STORE R4, R5; # Set pixel to 255
12. JEQ RO, R4, 40;
                    # If x or y = 19
                                                                       # GOTO increment y
                                                39. JMP 42;
13. JEQ R1, R4, 40; # GOTO erosion
                                                             # Erosion
        # Process inner pixel
                                                40. STORE R3, R5;
                                                                       # Set Pixel to zero
                                                41. JMP 42;
14. MULT R6, R1, 20; # y * 20
                                                                       # GOTO increment y
15. ADD R7, R0, R6;
                      # x + y * 20
                                                             # Increment y
16. LOAD R8, R7;
                      # Get input pixel
                                                42. INC R1;
                                                                       # Increment y
17. JEQ R8, R3, 40; # If 0, GOTO erosion
                                                43. JMP 6;
                                                                       # Continue nested loop
        # Process outer pixels
                                                             # Increment x
18. SUBI R12, R0, 1; # x - 1
                                                44. INC RO;
                                                                       # Increment x
19. ADDI R13, R0, 1; # x + 1
20. SUBI R14, R1, 1; # y - 1
21. ADDI R15, R1, 1; # y + 1
                                                                       # Zerorise y
                                                45. LOADI R1, 0;
                                                46. JMP 5;
                                                                       # Continue main loop
                                                             # Terminate program
22. MULT R6, R1, 20; # y * 20
                                                47. END;
                                                                       # Terminate program
23. ADD R7, R6, R12; \# (x - 1) + y * 20
```

Listing 2: The encoded program

```
ΠP
     Rd
       Ra
          Rb
              Value/adress
                              OP
                                 Rd
                                   Ra Rb Value/adress
24. 1001 1000 0000 0111 0000000000000000
25. 0101 0110 0001 0000 0000000000010100
02. 1000 0010 0000 0000 0000000000010011
                           27. 1001 1001 0000 0111 000000000000000
04. 1000 0100 0000 0000 0000000011111111
                           28. 0111 1010 1000 1001 0000000000000000
05. 1101 0000 0000 0010 000000000101111
                           29. 0101 0110 1110 0000 0000000000010100
06. 1101 0000 0001 0010 000000000101100
                           07. 0101 0101 0001 0000 0000000000010100
                           09. 0011 0101 0110 0000 0000000110010000
                           33. 0101 0110 1111 0000 0000000000010100
10. 1101 0000 0000 0011 000000000101000
                           11. 1101 0000 0001 0011 0000000000101000
                           35. 1001 1010 0000 0111 0000000000000000
12. 1101 0000 0000 0100 0000000000101000
                           13. 1101 0000 0001 0100 0000000000101000
                           37. 1101 0000 1000 0011 000000000101000
14. 0101 0110 0001 0000 0000000000010100
                           38. 1010 0000 0100 0101 0000000000000000
39. 1100 0000 0000 0000 000000000101010
17. 1101 0000 1000 0011 000000000101000
                           41. 1100 0000 0000 0000 0000000000101010
43. 1100 0000 0000 0000 0000000000000110
20. 0100 1110 0001 0000 0000000000000001
                           22. 0101 0110 0001 0000 0000000000010100
                           46. 1100 0000 0000 0000 0000000000000101
23. 0001 0111 0110 1100 0000000000000000
```




Figure 2: Block diagram of the CPU architecture. Blue lines are control signals.



Mikkel Arn Andersen **s224187** Niclas Juul Schæffer **s224744** Rasmus Kronborg Finnemann Wiuff **s163977**

3 IMPLEMENTATION

Briefly discuss the implementation in Chisel of your design. You can include some code snippets if these are relevant to explain certain aspects of the implementation. In other words, try to answer the question "What does a reader need to know about your Chisel implementation?"

4 TEST AND ANALYSIS

Report here the results from the test you have carried out. Present the test you have developed (if any). Remember to discuss the results and the test you have carried out, do not just present them, but explain and argue their meaning. Address the design evaluation questions listed in Task 11 in the Assignment 2 document.

REFERENCES

[1] Arduino, José Bagur, Taddy Chung *Arduino Memory Guide* (19/09/2023) https://docs.arduino.cc/learn/programming/memory-guide