02132 ASSIGNMENT 2 REPORT

HARDWARE IMPLEMENTATION IN CHISEL OF A SMALL CPU RUNNING THE IMAGE EROSION

Group: 22

Mikkel Arn Andersen **s224187**Niclas Juul Schæffer **s224744**Rasmus Kronborg Finnemann Wiuff **s163977**github.com/rwiuff/02132Assignment2

November 12th

1 WORK DISTRIBUTION

Table 1 shows the work distribution in the group for this project.

Table 1: Work distribution on the project

| Name | Development tasks | Report tasks |
|---|-------------------|--------------|
| Mikkel Arn Andersen Niclas Juul Schæffer | | |
| Rasmus Wiuff | ISA | Section 2.1 |

2 DESIGN

2.1. ISA AND ENCODING

The ISA instructions are inspired from Appendix A in the assignment description. Chosen instructions are listed in Table 2.

Table 2: Instruction-set architecture used in the assignment

| Arithmetic instructions Addition | Instruction | Syntax | Meaning | | | |
|--|-------------------------------|-----------------|-------------------------|--|--|--|
| Subtraction SUB Rx, Ry, Rz; Rx = Ry - Rz Immediate addition Immediate subtraction Immediate multiplication Increment SUBI Rx, Ry, z; Rx = Ry - z Immediate multiplication Increment INC, Rx Bitwise OR Bitwise OR Bitwise AND OR Rx, Ry, Rz; Rx = Ry Rz AND Rx, Ry, Rz; Rx = Ry Rz Memory instructions Load immediate LOADI Rx, y; Rx = Ry & Rz Memory instructions Load data LOADI Rx, y; Rx = memory(Ry) Store data Control and flow instructions Jump JMP x GOTO INST x Jump jump if equal JMP x JEQ Rx, Ry, z; if (Rx > Ry) GOTO INST z | Arithmetic instructions | | | | | |
| Immediate addition Immediate subtraction Immediate multiplication Increment | Addition | ADD Rx, Ry, Rz; | Rx = Ry + Rz | | | |
| Immediate subtraction Immediate multiplication Increment | Subtraction | SUB Rx, Ry, Rz; | Rx = Ry - Rz | | | |
| $\begin{array}{c ccccccccccccccccccccccccccccccccccc$ | Immediate addition | ADDI Rx, Ry, z; | Rx = Ry + z | | | |
| Increment INC, Rx Rx = Rx + 1 Logic instructions Bitwise OR OR Rx, Ry, Rz; Rx = Ry Rz Bitwise AND AND Rx, Ry, Rz; Rx = Ry & Rz Memory instructions Load immediate LOADI Rx, y; Rx = y Load data LOAD Rx, Ry; Rx = memory(Ry) Store data STORE Rx, Ry; memory(Ry) = Rx Control and flow instructions Jump JMP x GOTO INST x Jump if equal JEQ Rx, Ry, z; if (Rx > Ry) GOTO INST z | Immediate subtraction | SUBI Rx, Ry, z; | Rx = Ry - z | | | |
| Bitwise OR Bitwise OR Bitwise AND OR Rx, Ry, Rz; Rx = Ry Rz Bitwise AND Memory instructions Load immediate LOADI Rx, y; Rx = y Load data LOAD Rx, Ry; Rx = memory(Ry) Store data Control and flow instructions Jump JMP x GOTO INST x Jump if equal JEQ Rx, Ry, z; if (Rx > Ry) GOTO INST z | Immediate multiplication | MULT Rx, Ry, z; | $Rx = Ry \cdot z$ | | | |
| Bitwise OR Bitwise AND OR Rx, Ry, Rz; Rx = Ry Rz AND Rx, Ry, Rz; Rx = Ry & Rz Memory instructions Load immediate Load IRx, y; Rx = y Load data Load Rx, Ry; Rx = memory(Ry) Store data Control and flow instructions Jump JMP x GOTO INST x Jump if equal JEQ Rx, Ry, z; if (Rx > Ry) GOTO INST z | Increment | INC, Rx | Rx = Rx + 1 | | | |
| Bitwise AND AND Rx, Ry, Rz; Rx = Ry & Rz Memory instructions Load immediate LOADI Rx, y; Rx = y Load data LOAD Rx, Ry; Rx = memory(Ry) Store data STORE Rx, Ry; memory(Ry) = Rx Control and flow instructions Jump JMP x GOTO INST x Jump if equal JEQ Rx, Ry, z; if (Rx > Ry) GOTO INST z | Logic instructions | | | | | |
| Bitwise AND AND Rx, Ry, Rz; Rx = Ry & Rz Memory instructions Load immediate LOADI Rx, y; Rx = y Load data LOAD Rx, Ry; Rx = memory(Ry) Store data STORE Rx, Ry; memory(Ry) = Rx Control and flow instructions Jump JMP x GOTO INST x Jump if equal JEQ Rx, Ry, z; if (Rx > Ry) GOTO INST z | Bitwise OR | OR Rx, Ry, Rz; | Rx = Ry Rz | | | |
| Load immediate Load IRx, y; Rx = y Load data Load Rx, Ry; Rx = memory(Ry) Store data STORE Rx, Ry; memory(Ry) = Rx Control and flow instructions Jump JMP x GOTO INST x Jump if equal JEQ Rx, Ry, z; if (Rx > Ry) GOTO INST z | Bitwise AND | | | | | |
| Load data LOAD Rx, Ry; Rx = memory(Ry) Store data STORE Rx, Ry; memory(Ry) = Rx Control and flow instructions Jump JMP x GOTO INST x Jump if equal JEQ Rx, Ry, z; if (Rx > Ry) GOTO INST z | Memory instructions | | | | | |
| Load data LOAD Rx, Ry; Rx = memory(Ry) Store data STORE Rx, Ry; memory(Ry) = Rx Control and flow instructions Jump JMP x GOTO INST x Jump if equal JEQ Rx, Ry, z; if(Rx > Ry) GOTO INST z | Load immediate | LOADI Rx, y; | Rx = y | | | |
| Control and flow instructions Jump JMP x GOTO INST x Jump if equal JEQ Rx, Ry, z; if (Rx > Ry) GOTO INST z | Load data | - | | | | |
| JumpJMP xGOTO INST xJump if equalJEQ Rx, Ry, z; if(Rx > Ry) GOTO INST z | Store data | STORE Rx, Ry; | memory(Ry) = Rx | | | |
| Jump if equal JEQ Rx, Ry, z; if(Rx > Ry) GOTO INST z | Control and flow instructions | | | | | |
| i i | Jump | JMP x | GOTO INST x | | | |
| | Jump if equal | JEQ Rx, Ry, z; | if(Rx > Ry) GOTO INST z | | | |
| | | - | <u> •</u> | | | |



To design the instructions, first the bit sizes are considered. Some are given in the assignment. If there are 16 registers, these can be reached with $\log_2 16 = 4$ bits. Values for the logic and arithmetic operations are 16 bit as well as addresses in the memory. The opcodes fit within 4 bits. The instruction layout is laid out in Fig. 1.

Figure 1: Instruction layout. R1 and 2 are operands, Rd is the destination register. Remaining bits are used for either memory address or immediate value.

| OPCODE (4 bits) Rd (4 bits) R1 (4 bits) R2 (4 bits) Value/address (16 bit) 3128 2724 2320 1916 150 |
|--|
|--|

2.1.1. Opcodes As seen in Fig. 1 there are 4 bits allocated to opcodes. Table 2 accounts for seven register type operations, four jump types, three immediate types and two runtime operations.

Table 3: OPCODE instruction bits.

| OPCODE bits | Instruction | OPCODE bits | Instruction |
|-------------|-------------|-------------|-------------|
| 0001 | ADD | 1000 | LOADI |
| 0010 | SUB | 1001 | LOAD |
| 0011 | ADDI | 1010 | STORE |
| 0100 | SUBI | 1011 | INC |
| 0101 | MULT | 1100 | JMP |
| 0110 | OR | 1101 | JEQ |
| 0111 | AND | 1111 | END |
| | | | |

2.2. Compile and encode

- **2.2.1. Compiled to assember** Listing 1 shows the erosion algorithm compiled to assebler using the ISA provided in Table 2.
- **2.2.2. Encoding the program** The program in Listing 1 is encoding using the opcodes in Table 3 and instruction scheme in Fig. 1 to the machine code in Listing 2.




Listing 1: The program compiled to assembly

```
# Initial values
                                                  24. LOAD R8, R7;
                                                                         # Save pixel in R8
00. LOADI RO, 0; # x counter
                                                  25. MULT R6, R1, 20;
                                                                        # y * 20
01. LOADI R1, 0;
                      # y counter
                                                                       \# (x + 1) + y * 20
                                                 26. ADD R7, R6, R13;
                   # Pixel limit
02. LOADI R2, 19;
                                                 27. LOAD R9, R7;
                                                                         # Save pixel in R9
03. LOADI R3, 0;  # Zero value
04. LOADI R4, 255;  # 255 value
                                                 28. OR R10, R8, R9;
                                                                         # OR R8 and R9, save to R10
                                                 29. MULT R6, R14, 20; \# (y - 1) * 20
        # For loop conditions
                                                  30. ADD R7, R6, R0; \# x + (y - 1) * 20
05. JEQ RO, R2, 47; # Check x, GOTO END 06. JEQ R1, R2, 44; # Check y, GOTO INC
                                                 31. LOAD R8, R7;
                                                                         # Save pixel in R8
                                                                       # OR R8 nad R10, save to R9
                      # Check y, GOTO INC X
                                                 32. OR R9, R8, R10;
        # Output image adress
                                                 33. MULT R6, R15, 20; \# (y + 1) * 20
07. MULT R5, \dot{R}1, 20; # y * 20
                                                  34. ADD R7, R6, R0; \# x + (y + 1) * 20
08. ADD R6, R0, R5; \# x + y * 20
                                                 35. LOAD R10, R7;
                                                                        # Save pixel in R10
09. ADDI R5, R6, 400; # Out image address
                                                 36. OR R8, R9, R10;
                                                                         # OR R9 and R10, save to R8
        # Process border pixel
                                                 37. JEQ R8, R3, 40;
                                                                         # If = 0 GOTO Erosion
10. JEQ RO, R3, 40; # If x or y = 0
                                                              # No erosion
11. JEQ R1, R3, 40;
                      #
                                                  38. STORE R4, R5;  # Set pixel to 255
12. JEQ RO, R4, 40;
                     # If x or y = 19
                                                                         # GOTO increment y
                                                  39. JMP 42;
13. JEQ R1, R4, 40; # GOTO erosion
                                                              # Erosion
        # Process inner pixel
                                                  40. STORE R3, R5;
                                                                         # Set Pixel to zero
14. MULT R6, R1, 20; # y * 20
                                                  41. JMP 42;
                                                                         # GOTO increment y
15. ADD R7, R0, R6;
                       # x + y * 20
                                                               # Increment y
16. LOAD R8, R7;
                       # Get input pixel
                                                  42. INC R1;
                                                                         # Increment y
17. JEQ R8, R3, 40; # If 0, GOTO erosion
                                                 43. JMP 6;
                                                                         # Continue nested loop
        # Process outer pixels
                                                              # Increment x
18. SUBI R12, R0, 1; # x - 1
                                                 44. INC RO;
                                                                         # Increment x
19. ADDI R13, R0, 1; # x + 1
20. SUBI R14, R1, 1; # y - 1
21. ADDI R15, R1, 1; # y + 1
                                                                         # Zerorise y
                                                 45. LOADI R1, 0;
                                                 46. JMP 5;
                                                                         # Continue main loop
                                                              # Terminate program
22. MULT R6, R1, 20; # y * 20
                                                 47. END;
                                                                         # Terminate program
23. ADD R7, R6, R12; \# (x - 1) + y * 20
```

Listing 2: The encoded program

```
Rd R1 R2 Value/adress
  ΠP
     Rd
       R1
          R2 Value/adress
                               OP
                            24. 1001 1000 0000 0111 000000000000000
25. 0101 0110 0001 0000 0000000000010100
02. 1000 0010 0000 0000 0000000000010011
                            27. 1001 1001 0000 0111 0000000000000000
04. 1000 0100 0000 0000 0000000011111111
                            28. 0110 1010 1000 1001 0000000000000000
05. 1101 0000 0000 0010 000000000101111
                            29. 0101 0110 1110 0000 0000000000010100
06. 1101 0000 0001 0010 000000000101100
                            07. 0101 0101 0001 0000 0000000000010100
                            09. 0011 0101 0110 0000 0000000110010000
                            33. 0101 0110 1111 0000 0000000000010100
10. 1101 0000 0000 0011 000000000101000
                            11. 1101 0000 0001 0011 0000000000101000
                            35. 1001 1010 0000 0111 0000000000000000
12. 1101 0000 0000 0100 0000000000101000
                            36. 0110 1000 1001 1010 0000000000000000
13. 1101 0000 0001 0100 0000000000101000
                            37. 1101 0000 1000 0011 000000000101000
14. 0101 0110 0001 0000 0000000000010100
                            38. 1010 0000 0100 0101 0000000000000000
39. 1100 0000 0000 0000 000000000101010
17. 1101 0000 1000 0011 000000000101000
                            41. 1100 0000 0000 0000 0000000000101010
43. 1100 0000 0000 0000 0000000000000110
20. 0100 1110 0001 0000 0000000000000001
                            22. 0101 0110 0001 0000 0000000000010100
                            46. 1100 0000 0000 0000 0000000000000101
23. 0001 0111 0110 1100 0000000000000000
```





Mikkel Arn Andersen **s224187** Niclas Juul Schæffer **s224744** Rasmus Kronborg Finnemann Wiuff **s163977**

3 IMPLEMENTATION

Briefly discuss the implementation in Chisel of your design. You can include some code snippets if these are relevant to explain certain aspects of the implementation. In other words, try to answer the question "What does a reader need to know about your Chisel implementation?"

4 TEST AND ANALYSIS

Report here the results from the test you have carried out. Present the test you have developed (if any). Remember to discuss the results and the test you have carried out, do not just present them, but explain and argue their meaning. Address the design evaluation questions listed in Task 11 in the Assignment 2 document.

REFERENCES

[1] Arduino, José Bagur, Taddy Chung *Arduino Memory Guide* (19/09/2023) https://docs.arduino.cc/learn/programming/memory-guide