02132 ASSIGNMENT 2 REPORT

HARDWARE IMPLEMENTATION IN CHISEL OF A SMALL CPU RUNNING THE IMAGE EROSION

Group: 22

Mikkel Arn Andersen **s224187**Niclas Juul Schæffer **s224744**Rasmus Kronborg Finnemann Wiuff **s163977**github.com/rwiuff/02132Assignment2

November 5th

1 WORK DISTRIBUTION

Table 1 shows the work distribution in the group for this project.

Table 1: Work distribution on the project

Name	Development tasks	Report tasks
Mikkel Arn Andersen Niclas Juul Schæffer Rasmus Wiuff	ISA	Section 2.1

2 DESIGN

2.1. ISA AND ENCODING

The ISA instructions are inspired from Appendix A in the assignment description. It is listed in Table 2.

Table 2: Instruction-set architecture used in the assignment

Instruction	Syntax	Meaning		
Arithmetic instructions				
Addition Subtraction Immediate addition Immediate subtraction		Rx = Ry - Rz Rx = Ry + z		
Logic instructions				
Bitwise OR Bitwise AND Bitwise NOT	OR Rx, Ry, Rz; AND Rx, Ry, Rz; NOT Rx, Ry;	Rx = Ry & Rz		
Memory instructions				
Load immediate Load data Store data	LI Rx, y; LD Rx, Ry; SD Rx, Ry;	Rx = y Rx = memory(Ry) memory(Ry) = Rx		
Control and flow instructions				
Jump Jump if equal Jump if less than Jump if greater than Do nothing END		if(Rx < Ry) GOTO INST z		



To design the instructions, first the bit sizes are considered. Some are given in the assignment. If there are 16 registers, these can be reached with $\log_2 16 = 4$ bits. Values for the logic and arithmetic operations are 16 bit as well as addresses in the memory. The opcodes fit within 4 bits. The instruction layout is laid out in Fig. 1.

Figure 1: Instruction layout. R1 and 2 are operands, Rd is the destination register. Remaining bits are used for either memory address or immediate value.

OPCODE (4 bits) Rd (4 bits) R1 (4 bits) R2 (4 bits) Value/address (16 bit) 31···28 27···24 23···20 19···16 Value/address (16 bit)

2.1.1. Opcodes As seen in Fig. 1 there are 4 bits allocated to opcodes. Table 2 accounts for seven register type operations, four jump types, three immediate types and two runtime operations.

Table 3: OPCODE instruction bits.

ODCODE Like	T
OPCODE DITS	Instruction
0001	ADD
0010	SUB
0011	OR
0100	AND
0101	NOT
0110	LD
0111	SD
1000	JMP
1001	JEQ
1010	JLT
1011	JGT
1100	ADDI
1101	SUBI
1110	LI
0000	NOP
1111	END
	0010 0011 0100 0101 0110 0111 1000 1001 1010 1011 1100 1101 1110

2.2. COMPILED PROGRAM



2.3. CPU BLOCK

program opened Controll im Store Counter instruction(\$1.28) Unit im Store Instruction(\$1.28) Unit im Store Instruction(\$1.28) Unit im Store Instruction(\$1.28) Unit im Instruction(\$1.2

Figure 2: Block diagram of the CPU architecture.

3 IMPLEMENTATION

Briefly discuss the implementation in Chisel of your design. You can include some code snippets if these are relevant to explain certain aspects of the implementation. In other words, try to answer the question "What does a reader need to know about your Chisel implementation?"

4 TEST AND ANALYSIS

Report here the results from the test you have carried out. Present the test you have developed (if any). Remember to discuss the results and the test you have carried out, do not just present them, but explain and argue their meaning. Address the design evaluation questions listed in Task 11 in the Assignment 2 document.

REFERENCES

[1] Arduino, José Bagur, Taddy Chung Arduino Memory Guide (19/09/2023) https://docs.arduino.cc/learn/programming/memory-guide