```
import chisel3._
   import chisel3.util._
    class Accelerator extends Module {
     val io = IO(new Bundle {
        val start = Input(Bool())
6
        val done = Output(Bool())
7
8
        val address = Output(UInt(16.W))
9
        val dataRead = Input(UInt(32.W))
10
11
        val writeEnable = Output(Bool())
        val dataWrite = Output(UInt(32.W))
12
13
      })
      //\ \mathit{State}\ \mathit{enum}\ \mathit{and}\ \mathit{register}
15
            0 :: 1 :: 2 :: 3 ::
                                                    4 ::
16
      val idle :: regInit :: count :: done :: regUpdate :: checkPixel :: write :: Nil =
17
        Enum(7)
18
      val stateReg = RegInit(idle)
19
20
      // Support registers
21
      val addressReg = RegInit(0.U(16.W))
22
      val dataReg = Reg(Vec(60, UInt(32.W)))
24
      val xReg = RegInit(0.U(32.W))
25
      val yReg = RegInit(0.U(32.W))
      val varReg = RegInit(0.U(32.W))
26
27
      // Default values
28
      io.writeEnable := false.B
29
      io.address := 0.U(16.W)
30
      io.dataWrite := 0.U(16.W)
31
      io.done := false.B
32
33
      switch(stateReg) {
34
        is(idle) {
35
          when(io.start) {
36
            varReg := 20.U(32.W)
37
            stateReg := regInit
38
          }.otherwise {
39
            stateReg := idle
40
41
42
43
        is(regInit) {
          when(varReg < 60.U) {
45
            io.address := varReg
46
            dataReg(varReg) := io.dataRead
47
            varReg := varReg + 1.U
48
            stateReg := regInit
49
          }.otherwise {
50
            stateReg := count
51
52
        }
53
        is(count) {
55
          when (yReg === 20.U) {
            stateReg := done
57
          }.elsewhen(xReg === 20.U) {
58
            varReg := 0.U
59
            stateReg := regUpdate
60
          }.elsewhen(
61
            xReg === 0.U || xReg === 19.U || yReg === 0.U || yReg === 19.U
62
```

```
) {
63
             addressReg := xReg + 20.U * yReg + 400.U
64
             varReg := 0.U
65
             stateReg := write
66
           }.elsewhen(xReg < 20.U) {</pre>
67
             addressReg := xReg + 20.U * yReg + 400.U
 68
 69
             varReg := xReg + 20.U
             stateReg := checkPixel
 70
           }
71
72
73
         is(regUpdate) {
74
           when(varReg < 40.U) {
75
              dataReg(varReg) := dataReg(varReg + 20.U)
76
             varReg := varReg + 1.U
 77
              stateReg := regUpdate
 78
           }.elsewhen(varReg < 60.U) {</pre>
 79
             addressReg := varReg + 1.U + 20.U * (yReg)
 80
             io.address := addressReg
 81
             dataReg(varReg) := io.dataRead
 82
             varReg := varReg + 1.U
 83
             stateReg := regUpdate
 84
           }.otherwise {
 85
             yReg := yReg + 1.U
 86
             xReg := 0.U
 87
             stateReg := count
 88
           }
         }
 90
91
         is(checkPixel) {
92
           when(dataReg(varReg) === 0.U) {
93
             varReg := 0.U
94
             stateReg := write
95
           }.elsewhen(
96
             dataReg(varReg - 20.U) === 0.U ||
97
                dataReg(varReg - 1.U) === 0.U ||
98
                dataReg(varReg + 1.U) === 0.U ||
                dataReg(varReg + 20.U) === 0.U
           ) {
             varReg := 0.U
102
             stateReg := write
103
           }.otherwise {
104
             varReg := 255.U
105
             stateReg := write
106
107
108
109
         is(write) {
110
111
            io.writeEnable := true.B
112
            io.address := addressReg
113
            io.dataWrite := varReg
114
           xReg := xReg + 1.U
           addressReg := 0.U
115
           varReg := 0.U
116
           stateReg := count
117
118
119
         is(done) {
120
121
            io.done := true.B
122
            stateReg := done
123
       }
124
     }
125
```