




NOT FOR FABRICATION OR POWER-UP; REJECTED CANDIDATE. Pump diode polarity and panel capacitor endpoints require correction and independent manufacturer-diagram review.

KNOWN BLOCKER: D2 A=CAPD/K=PUMP and D3 A=PUMP/K=PREVGL cannot form the intended negative pump. ERC and netlist tests do not validate analog operation.

VSHQ2 is bypassed to GND through CB (manufacturer figure C2); never hard-grounded. PWR_FLAGS are limited to USB external rails and panel-derived PREVGH/PREVGL rails.