


input \rightarrow coordinates obtained by intersection of load-line with transistor input characteristics for a particular value of output Voltage V_{CE}

Operating points


*important for setting amplification

input characteristics of CE

similar to fwd bias characteristics of pn junction



Apply KVL in input loop



slope = $-\frac{1}{R_B}$
- increasing R_B will cause slope to decrease and vice versa

$$+V_{BB} - I_B R_B - V_{BE} = 0$$

$$P_1 = (0,) \quad P_2 = (, 0)$$

find these values

$$V_{BE} = 0$$

$$I_B = \frac{V_{BB}}{R_B}$$

$$I_B = 0$$


$$V_{BE} = V_{BB}$$

$$\therefore P_1 = (0, \frac{V_{BB}}{R_B}) \quad P_2 = (V_{BB}, 0)$$

use P_1 and P_2 to plot load line

Output Q point

- intersection of load line with transistor output characteristics for particular value of I_B



- have to consider particular base current

$$\text{slope} = -\frac{1}{R_C}$$

* changing base current will shift operating point

apply KVL in output loop

$$+V_{CC} - I_C R_C - V_{CE} = 0$$

$$V_{CE} = 0$$

$$I_C = \frac{V_{CC}}{R_C}$$

$$I_C = 0$$

$$V_{CE} = V_{CC}$$

$$P_1 = (0, \frac{V_{CC}}{R_C})$$

$$P_2 = (V_{CC}, 0)$$

- if Q point is near saturation or cutoff the signal will be distorted
- Q point at middle will allow it to have max swing without distortion

Transistor Load-Line



By writing KVL at the collector circuit, we have,

$$V_{CC} = I_C \times R_C + V_{CE}$$

or, $I_C = (-1/R_C) \times V_{CE} + V_{CC}/R_C$ straight line equation

This is an equation of straight line in V_{CE} - I_C plane with slope = $(-1/R_C)$ and intercept = (V_{CC}/R_C) .

This straight line as shown below is called **load-line** of a transistor

Set, $V_{CC} = 12\text{ V}$ and $R_C = 1.2\text{ k}\Omega$

At $I_C = 0$, $V_{CE} = V_{CC} = 12\text{ V}$

At $V_{CE} = 0$, $I_C = V_{CC}/R_C = 10\text{ mA}$

This gives the load-line for this circuit, which depends on biasing.

1

* β value of 2 transistors are rarely the same

Once Q point is fixed it shouldn't change with change in I_C




I_C could change in 2 cases:

- change in β
- change in temp

$I_C = \beta I_B$

$I_C = \beta I_B + (\beta + 1) I_{B0}$

Q-Point or Operating Point

Q-point (Quiescent point)

Forward-active mode

Saturation

Load line

Q-point

Cutoff


Ignore the current voltage magnitudes

- In active region, a transistor is biased to have a certain V_{CE} and I_C . This is called the **operating point** or **Q-point**, which is a point in the V_{CE} - I_C plane.
- For a given biasing condition (design) the **Q-point must lie on the load-line**
- Note that the load-line and Q-point both are obtained from the same KVL equation.

2

leakage current that changes on minority charge carriers which is affected by temp

some assignment problems?



always start with
1st transistor
when solving

write 2 KVL
equations

Learned:

- load line
- operating point

* Voltage divider bias

Load-Line and Q-Point: Example

Example: In the given circuit, $V_{CC} = 15\text{ V}$, $R_1 = 60\text{ k}\Omega$, $R_2 = 4\text{ k}\Omega$, $R_C = 2\text{ k}\Omega$, and $\beta = 65$. Draw the load-line for this circuit and indicate the Q-point on it.



Soln: Here, $I_1 = [V_{CC} - V_{BE(on)}] / R_1$
 $I_1 = 238.3\text{ }\mu\text{A}$
 and, $I_2 = V_{BE(on)} / R_2 = 175\text{ }\mu\text{A}$
 Thus, $I_B = I_1 - I_2 = 63.3\text{ }\mu\text{A}$

We know, $I_C = \beta \times I_B = 4.11\text{ mA}$

By KVL, $V_{CE} = V_{CC} - I_C \times R_C = 6.78\text{ V}$

For load-line, use the above KVL equation
 At $I_C = 0$, $V_{CE} = V_{CC} = 15\text{ V}$ and
 at $V_{CE} = 0$, $I_C = V_{CC} / R_C = 7.5\text{ mA}$

Thus, the Q-point is at $V_{CE,Q} = 6.78\text{ V}$,
 $I_{C,Q} = 4.11\text{ mA}$, and $I_{B,Q} = 63.3\text{ }\mu\text{A}$





$$V_{CC} - I_1 R_1 - V_{BE(on)} = 0$$

$$I_2 R_2$$

Load-Line and Maximum Collector Current


We have just obtained this load-line with $V_{CC} = 15\text{ V}$, $R_1 = 60\text{ k}\Omega$, $R_2 = 4\text{ k}\Omega$, $R_C = 2\text{ k}\Omega$, and $\beta = 65$.



- Notice that the maximum collector current $I_{C(max)}$ cannot be 7.5 mA
- $I_{C(max)} = (V_{CC} / R_C) - V_{CE(sat)}$ [$I_{C(max)} \neq (V_{CC} / R_C)$]
- For the purpose of obtaining the load-line, we can assume a point on the I_C -axis, where $I_{C(max)} = (V_{CC} / R_C)$ is applicable
- In actual circuit, the operating point cannot be on the I_C -axis because $V_{CE(sat)} = 0.2\text{ V}$, and this value cannot be zero
- The figure in the next slide illustrates it clearly

because V_{CE} can't be zero

Load-Line and Maximum Collector Current (Continued...)



- Q-point can be adjusted (by changing biasing) at any point on the load-line in the active region
- Q-point sets operating base current ($I_{B,Q}$) and base-emitter voltage ($V_{BE,Q}$) as well

Load-Line: Example

Gain a Deeper Understanding (GADU)

Example: In the given circuit, $V_{CC} = 8V$, $R_1 = 73k\Omega$, $R_2 = 14k\Omega$, $R_C = 0\Omega$, and $\beta = 80$. Draw the load-line for this circuit and indicate the Q-point on it.

Soln:

Solve it based on the discussion in lecture


$$+V_{CC} - I_1 R_1 - V_{BE(on)} = 0$$

$$I_1 = \frac{V_{CC} - V_{BE(on)}}{R_1} = \frac{8 - 0.7}{73k\Omega} \approx 100\mu A$$

$$I_2 = \frac{V_{BE(on)}}{R_2} = \frac{0.7}{14k\Omega} = 50\mu A$$

$$I_B = I_1 - I_2 = 50\mu A$$

$$I_C = \beta I_B = 4mA$$



By KVL in output loop

$$V_{CC} - I_C R_C - V_{CE} = 0$$

$$V_{CE} = V_{CC} - I_C R_C = 8 - (4mA \times 0) = 8$$


$$V_{CE} = 0 \quad I_C = 0$$

$$I_C = \frac{V_{CC}}{R_C} \quad V_{CE} = V_{CC}$$

$$(0, \infty) \quad (8, 0)$$

$$I_E = I_B + I_C$$

$$I_1 = I_B + I_2$$




$$V \text{ across } V_{BE} = I_2 R_2$$

huh??



Fri Sep 29th

- he always makes quizzes based on what he taught in class

must operate in cutoff or saturation



Switch dissipates no power




- Non ideal factor is more dominant in "ON" than "OFF". Due to 0.2V drop.

→ An ideal switch should not have current flowing when off, but above we have a leakage current

→ we shouldn't have voltage drop in on condition for an ideal switch but we do have, there is a power loss.

by changing V_i from 0 to 5:
 $0 \rightarrow 1 \rightarrow 0 \rightarrow 1$



Transistor is off

If $V_i \rightarrow \text{high}$
 $V_o \rightarrow \text{low}$


$V_i \rightarrow \text{low}$
 $V_o \rightarrow \text{high}$

looks like NOT gate

$$R_B = \frac{V_i - 0.7}{I_{B(\max)}}$$

$$\approx \frac{V_{CC}}{R_C}$$

will be asked to make these gates in lab




use the same R_B values

for CE
 everytime in
 saturation it's
 a NOT gate

* Come back to lectures 8-10

9/28/21

Transistor Switching Circuit and NOT Gate



| V1 (Volt) | V1 (Logic) | Vo (Volt) | Vo (Logic) | Mode of operation |
|--------------|---------------|--------------|---------------|----------------------|
| 5 | 1 | ≈ 0 | 0 | Saturation |
| 0 | 0 | 5 | 1 | Cut-off |

↔ NOT Gate ↔


NOT Gate
 V_i → high
 V_o → low
 V_i → low
 V_o → high

- Assume that $V_1 = 5V$ can set the transistor in **saturation**
- At saturation, $V_o \approx 0V$ ($V_o = V_{CE(sat)} = 0.2V \approx 0V$)
- At $V_1 = 0$, $V_{BE} = 0$ and $I_B = 0$; the transistor is at **cut-off**
- Thus, at $V_1 = 0$, $I_c = 0$ and $V_{CE} = V_{CC} = 5V$
- An input voltage at base can switch a transistor
- A transistor in CE configuration can function as a **NOT gate**
- Note that the transistor cannot operate in active region for switching

9

Transistor Switching Circuit and NOT Gate

Gain a Deeper Understanding (GADU)



| V1 (Volt) | V1 (Logic) | Vo (Volt) | Vo (Logic) | Mode of operation |
|--------------|---------------|--------------|---------------|----------------------|
| 5 | 1 | | | Saturation |
| 0 | 0 | | | Cut-off |


↔ ?? Gate ↔

do analysis myself

- Assume that $V_1 = 5V$ can set the transistor in **saturation**
- At saturation, $V_o \approx ?$
- At $V_1 = 0$, $V_{BE} = 0$ and $I_B = 0$; the transistor is at **cut-off**
- Thus, at $V_1 = 0$, $I_c = ?$ and $V_o = ?$

10

BJT Logic Gate: NAND Gate



| V1 (Volt) | V2 (Volt) | V _o (Volt) | V _o (Logic) | Q1 | Q2 |
|--------------|--------------|--------------------------|---------------------------|------------|------------|
| 0 | 0 | 5 | 1 | Cut-off | Cut-off |
| 0 | 5 | 5 | 1 | Cut-off | Cut-off |
| 5 | 0 | 5 | 1 | Cut-off | Cut-off |
| 5 | 5 | 0.4 | 0 | Saturation | Saturation |

- Higher value of V1 cannot set Q1 in saturation until Q2 turns on
- Higher value of V2 cannot set Q2 in saturation until Q1 turns on
- The two switches are in series
- This is a 2-input NAND gate


Truth table: NAND Gate

| V1 (Logic) | V2 (Logic) | V _o (Logic) |
|---------------|---------------|---------------------------|
| 0 | 0 | 1 |
| 0 | 1 | 1 |
| 1 | 0 | 1 |
| 1 | 1 | 0 |

11

I don't understand how these gates work

BJT Logic Gate: NOR Gate



| V1 (Volt) | V2 (Volt) | V _o (Volt) | V _o (Logic) | Q1 | Q2 |
|--------------|--------------|--------------------------|---------------------------|------------|------------|
| 0 | 0 | 5 | 1 | Cut-off | Cut-off |
| 0 | 5 | 0.2 | 0 | Saturation | Cut-off |
| 5 | 0 | 0.2 | 0 | Cut-off | Saturation |
| 5 | 5 | 0.2 | 0 | Saturation | Saturation |

- The output becomes 0.2 V if either transistor saturates
- The two switches are in parallel
- This is a 2-input NOR gate

Truth table: NOR Gate

| V1 (Logic) | V2 (Logic) | V _o (Logic) |
|---------------|---------------|---------------------------|
| 0 | 0 | 1 |
| 0 | 1 | 0 |
| 1 | 0 | 0 |
| 1 | 1 | 0 |

12

$\beta = 165$ in datasheet for pre-lab

BJT Logic Gate: AND and OR Gates

