


- if a point is rear saturation or cutoff the signal will be distorted

neso academy ort 14:00 9/28/21

- a point at middle will allow it to have max swing without distortion



* B while of 2 transistors are ravely the same


is affected by

temp

-Once a point is fixed it shouldn't Change with change in Ic

The could charge in 2 cores:


The charge in β that charge in temp $T_{c} = \beta T_{\beta} + (\beta + 1) T_{\beta}$ That charges a minority charge and that charges a minority charge controls which



- In active region, a transistor is biased to have a certain V_{CE} and I_C . This is called the operating point or Q-point, which is a point in the V_{CE} - I_C plane.
- For a given biasing condition (design) the Q-point must lie on the load-line
- Note that the load-line and Q-point both are obtained from the same KVL equation.

2

some assignment problems?



-always start with 1st transistor when solving


Learned: - load line


- load line - operating point

* Voltage divider bias


() find Ic and Vie () find load line foints

Load-Line and Q-Point: Example Example: In the given circuit, $V_{cc} = 15 V$, R1 = 60 k Ω , R2 = 4 k Ω , RC = 2 k Ω , and $\beta = 65$. Draw the load-line for this circuit | | R1 = 60 × 1 ફેRC ૄૠઽ and indicate the Q-point on it. Here, $I_1 = [V_{CC} - V_{BE(on)}]/R1$ Soln: ι₁ = 238.3 μΑ and, $I_2 = V_{BE(0n)} / R2 = 175 \mu A$ Thus, $l_B = l_1 - l_2 = 63.3 \mu A$ We know, $I_C = \beta \times I_R = 4.11 \text{ mA}$ By KVL, $V_{cE} = V_{cc} - I_c \times R_c = 6.78 \text{ V}$ V_{CE}=6.78V, I_C = 4.11mA, For load-line, use the above KVL equation At $I_c = 0$, $V_{CE} = V_{CC} = 15 V$ and at $V_{CE} = 0$, $I_C = V_{CC} / RC = 7.5 \text{ mA}$ Thus, the Q-point is at $V_{CE,Q} = 6.78V$, Vce(V) $I_{C,Q} = 4.11 \text{ mA}, \text{ and } I_{B,Q} = 63.3 \mu A$










 $T_{E} = T_{B} + T_{C}$ $T_{i} = T_{B} + T_{2}$




huh??

-he always makes quizzes based on what he taught in class

must operate in cutoff or saturation

Transistor as a Switch




- Boundary between active and saturation regions lc(mA) Cut-off O-point VCE(V)V_{CE(sat)}=0.2V
- Consider this simple resistive circuit with an ideal switch S
- · When the switch is OFF (open) $I_C = 0$, $V_{CE} = V_{CC}$, $V_{RC} = 0$
- · When the switch is ON (short) $I_c = V_{cc}/RC$, $V_{ce} = 0$, $V_{RC} = V_{cc}$
- Consider a transistor load-line
- At cut-off, $I_{C} = 0$, $V_{CE} = V_{CC}$, $V_{RC} = 0$ (Símílar to an OFF switch)
- At saturation, $I_c \approx V_{cc}/RC$, $V_{ce}=0$, $V_{RC} \approx V_{cc}$ (Símílar to an ON switch)

Switch dissiportes no power

might (one inquiz


- VCECSATY is the voltage drop across "switch"





- $I_B = 0$, but $I_C \neq 0$
- $I_c = I_{CBO} = leakage current,$
- The value of ICBO is very low and it can be easily neglected

due to minority carriers




At saturation,

- V_{CE} ≠ 0
- $V_{CE} = V_{CE(sat)} = 0.2 V$
- Power loss = $V_{CE(sat)} \times I_C$
- Count this in circuit design

- Non ideal factor is more dominant in phi, than "OFF". Due to 0.24 drop.

- An ideal switch should not have current flaving when aff, but above we have a leakage current -> we shouldn't have voltage drop in on condition for an ideal switch but me do have, there is a power loss.



transistor is

If $V_i \rightarrow high = V_0 \rightarrow low$ { V; → low V₀ → high

looks like NOT gotte

 $R_{B} = \frac{V_{i} - 0.7}{\pm B(\text{max})}$ will be a sked to make these gottes in blo



use the Same RB values


for CE extrytime in softwation its in NOT gotte

by changing V, from 0 to 5:


0 -1 -0 -1







V1 (Volt)	V1 (Logic)	Vo (Volt)		Mode of operation
5	1	≈ 0	0	Saturation
0	0	5	1	Cut-off
NOT Gate				




- Assume that V1 = 5 V can set the transistor in saturation
- At saturation, $V_O \approx OV$ $(V_O = V_{CE(sat)} = 0.2 V \approx OV)$
- At V1 = 0, $V_{BE} = 0$ and $I_{B} = 0$; the transistor is at Cut-off
- Thus, at V1 = 0, $I_c = 0$ and $V_{CE} = V_{CC} = 5V$
- An input voltage at base can switch a transistor
- A transistor in CE configuration can function as a NOT gate
- Note that the transistor cannot operate in active region for switching

9

Transistor Switching Circuit and NOT Gate

Gain a Deeper understanding (GADU)




		Vo (Volt)		Mode of operation
5	1			Saturation
0	0			Cut-off
?? Gate				

- Assume that V1 = 5V can set the transistor in saturation
- At saturation, $V_0 \approx ?$
- At V1 = 0, $V_{BE} = 0$ and $I_{B} = 0$; the transistor is at Cut-off
- Thus, at $\vee 1 = 0$, $I_c = ?$ and $V_o = ?$

10







V1 (Volt)	V2 (Volt)		Vo (Logic)	Q1	Q2
0	0	5	1	Cut-off	Cut-off
0	5	5	1	Cut-off	Cut-off
5	0	5	1	Cut-off	Cut-off
5	5	0.4	0	Saturation	Saturation

Truth table: NAND Gate

V1 (Logic)	V2 (Logic)	Vo (Logic)
0	0	1
0	1	1
1	0	1
1	1	0


in saturation until Q1 turns on The two switches are in series

Higher value of VI cannot set QI in saturation until Q2 turns on Higher value of V2 cannot set Q2

This is a 2-input NAND gate

11

BJT Logic Gate: NOR Gate



	V2 (Volt)		Vo (Logic)	Q1	Q2
0	0	5	1	Cut-off	Cut-off
0	5	0.2	0	Saturation	Cut-off
5	0	0.2	0	Cut-off	Saturation
5	5	0.2	0	Saturation	Saturation

Truth table: NAND Gate

V1 (Logic)	V2 (Logic)	Vo (Logic)
0	0	1
0	1	0
1	0	0
1	1	0

12

B=165 in databeet,

The output becomes 0.2 V if either

The two switches are in parallel This is a 2-input NOR gate

transistor saturates

