

# DDR4 SDRAM

**MT40A1G4**

**MT40A512M8**

**MT40A256M16**

## Features

- $V_{DD} = V_{DDQ} = 1.2V \pm 60mV$
- $V_{PP} = 2.5V, -125mV/+250mV$
- On-die, internal, adjustable  $V_{REFDQ}$  generation
- 1.2V pseudo open-drain I/O
- $T_C$  maximum up to 95°C
  - 64ms, 8192-cycle refresh up to 85°C
  - 32ms, 8192-cycle refresh at >85°C to 95°C
- 16 internal banks (x4, x8): 4 groups of 4 banks each
- 8 internal banks (x16): 2 groups of 4 banks each
- 8n-bit prefetch architecture
- Programmable data strobe preambles
- Data strobe preamble training
- Command/Address latency (CAL)
- Multipurpose register READ and WRITE capability
- Write and read leveling
- Self refresh mode
- Low-power auto self refresh (LPASR)
- Temperature controlled refresh (TCR)
- Fine granularity refresh
- Self refresh abort
- Maximum power saving
- Output driver calibration
- Nominal, park, and dynamic on-die termination (ODT)
- Data bus inversion (DBI) for data bus
- Command/Address (CA) parity
- Databus write cyclic redundancy check (CRC)
- Per-DRAM addressability
- Connectivity test (x16)
- sPPR and hPPR capability
- JEDEC JESD-79-4 compliant

Options <sup>1</sup>	Marking
• Configuration <ul style="list-style-type: none"> <li>– 1 Gig x 4</li> <li>– 512 Meg x 8</li> <li>– 256 Meg x 16</li> </ul>	1G4 512M8 256M16 <sup>2</sup>
• FBGA package (Pb-free) – x4, x8 <ul style="list-style-type: none"> <li>– 78-ball (9mm x 11.5mm) – Rev. A</li> <li>– 78-ball (9mm x 10.5mm) – Rev. B</li> </ul>	HX RH
• FBGA package (Pb-free) – x16 <ul style="list-style-type: none"> <li>– 96-ball (9mm x 14mm) – Rev. A</li> <li>– 96-ball (9mm x 14mm) – Rev. B</li> </ul>	HA GE
• Timing – cycle time <ul style="list-style-type: none"> <li>– 0.625ns @ CL = 22 (DDR4-3200)</li> <li>– 0.682ns @ CL = 20 (DDR4-2933)</li> <li>– 0.682ns @ CL = 21 (DDR4-2933)</li> <li>– 0.750ns @ CL = 18 (DDR4-2666)</li> <li>– 0.750ns @ CL = 19 (DDR4-2666)</li> <li>– 0.833ns @ CL = 16 (DDR4-2400)</li> <li>– 0.833ns @ CL = 17 (DDR4-2400)</li> <li>– 0.937ns @ CL = 15 (DDR4-2133)</li> <li>– 0.937ns @ CL = 16 (DDR4-2133)</li> <li>– 1.071ns @ CL = 13 (DDR4-1866)</li> </ul>	-062E -068E -068 -075E -075 -083E -083 -093E -093 -107E
• Operating temperature <ul style="list-style-type: none"> <li>– Commercial (<math>0^\circ \leq T_C \leq 95^\circ C</math>)</li> <li>– Industrial (<math>-40^\circ \leq T_C \leq 95^\circ C</math>)</li> <li>– Revision</li> </ul>	None IT :A :B

Notes:

1. Not all options listed can be combined to define an offered product. Use the part catalog search on <http://www.micron.com> for available offerings.
2. Not available on Rev. A.
3. Restricted and limited availability.

**Table 1: Key Timing Parameters**

Speed Grade	Data Rate (MT/s)	Target tRCD-tRP-CL	tRCD (ns)	tRP (ns)	CL (ns)
-062E <sup>6</sup>	3200	22-22-22	13.75	13.75	13.75
-068E <sup>5</sup>	2933	20-20-20	13.64	13.64	13.64
-068 <sup>5</sup>	2933	21-21-21	14.32	14.32	14.32
-075E <sup>4</sup>	2666	18-18-18	13.5	13.5	13.5
-075 <sup>4</sup>	2666	19-19-19	14.25	14.25	14.25
-083E <sup>3</sup>	2400	16-16-16	13.32	13.32	13.32
-083 <sup>3</sup>	2400	17-17-17	14.16	14.16	14.16
-093E <sup>2</sup>	2133	15-15-15	14.06	14.06	14.06
-093 <sup>2</sup>	2133	16-16-16	15	15	15
-107E <sup>1</sup>	1866	13-13-13	13.92	13.92	13.92

- Notes:
1. Backward compatible to 1600, CL = 11.
  2. Backward compatible to 1600, CL = 11 and 1866, CL = 13.
  3. Backward compatible to 1600, CL = 11; 1866, CL = 13; and 2133, CL = 15.
  4. Backward compatible to 1600, CL = 11; 1866, CL = 13; 2133, CL = 15; and 2400, CL = 17.
  5. Backward compatible to 1600, CL = 11; 1866, CL = 13; 2133, CL = 15; 2400, CL = 17; and 2666, CL = 19. Speed offering may have restricted availability.
  6. Backward compatible to 1600, CL = 11; 1866, CL = 13; 2133, CL = 15; 2400, CL = 17; 2666, CL = 19; and 2933, CL = 20 and CL = 21. Speed offering may have restricted availability.


**Table 2: Addressing**

Parameter	1024 Meg x 4	512 Meg x 8	256 Meg x 16
Number of bank groups	4	4	2
Bank group address	BG[1:0]	BG[1:0]	BG0
Bank count per group	4	4	4
Bank address in bank group	BA[1:0]	BA[1:0]	BA[1:0]
Row addressing	64K (A[15:0])	32K (A[14:0])	32K (A[14:0])
Column addressing	1K (A[9:0])	1K (A[9:0])	1K (A[9:0])
Page size <sup>1</sup>	512B / 1KB <sup>2</sup>	1KB	2KB

- Notes:
1. Page size is per bank, calculated as follows:  
 $\text{Page size} = 2^{\text{COLBITS}} \times \text{ORG}/8$ , where COLBIT = the number of column address bits and ORG = the number of DQ bits.
  2. Die revision dependant.

**Figure 1: Order Part Number Example**

Example Part Number: MT40A1G4-083:B



## Contents

General Notes and Description .....	19
Description .....	19
Industrial Temperature .....	19
General Notes .....	19
Definitions of the Device-Pin Signal Level .....	20
Definitions of the Bus Signal Level .....	20
Functional Block Diagrams .....	21
Ball Assignments .....	23
Ball Descriptions .....	25
Package Dimensions .....	28
State Diagram .....	32
Functional Description .....	34
RESET and Initialization Procedure .....	35
Power-Up and Initialization Sequence .....	35
RESET Initialization with Stable Power Sequence .....	38
Uncontrolled Power-Down Sequence .....	39
Programming Mode Registers .....	40
Mode Register 0 .....	43
Burst Length, Type, and Order .....	45
CAS Latency .....	46
Test Mode .....	46
Write Recovery(WR)/READ-to-PRECHARGE .....	46
DLL RESET .....	46
Mode Register 1 .....	47
DLL Enable/DLL Disable .....	48
Output Driver Impedance Control .....	49
ODT R <sub>TT(NOM)</sub> Values .....	49
Additive Latency .....	49
DQ RX EQ .....	49
Write Leveling .....	50
Output Disable .....	50
Termination Data Strobe .....	50
Mode Register 2 .....	51
CAS WRITE Latency .....	53
Low-Power Auto Self Refresh .....	53
Dynamic ODT .....	53
Write Cyclic Redundancy Check Data Bus .....	53
Mode Register 3 .....	54
Multipurpose Register .....	55
WRITE Command Latency When CRC/DM is Enabled .....	56
Fine Granularity Refresh Mode .....	56
Temperature Sensor Status .....	56
Per-DRAM Addressability .....	56
Gear-Down Mode .....	56
Mode Register 4 .....	57
Hard Post Package Repair Mode .....	58
Soft Post Package Repair Mode .....	58
WRITE Preamble .....	59
READ Preamble .....	59
READ Preamble Training .....	59

Temperature-Controlled Refresh .....	59
Command Address Latency .....	59
Internal V <sub>REF</sub> Monitor .....	59
Maximum Power Savings Mode .....	60
Mode Register 5 .....	61
Data Bus Inversion .....	62
Data Mask .....	63
CA Parity Persistent Error Mode .....	63
ODT Input Buffer for Power-Down .....	63
CA Parity Error Status .....	63
CRC Error Status .....	63
CA Parity Latency Mode .....	63
Mode Register 6 .....	64
<sup>t</sup> CCD_L Programming .....	65
V <sub>REFDQ</sub> Calibration Enable .....	65
V <sub>REFDQ</sub> Calibration Range .....	65
V <sub>REFDQ</sub> Calibration Value .....	66
DQ RX EQ .....	66
Truth Tables .....	67
NOP Command .....	70
DESELECT Command .....	70
DLL-Off Mode .....	70
DLL-On/Off Switching Procedures .....	72
DLL Switch Sequence from DLL-On to DLL-Off .....	72
DLL-Off to DLL-On Procedure .....	74
Input Clock Frequency Change .....	75
Write Leveling .....	76
DRAM Setting for Write Leveling and DRAM TERMINATION Function in that Mode .....	77
Procedure Description .....	78
Write Leveling Mode Exit .....	79
Command Address Latency .....	81
Low-Power Auto Self Refresh Mode .....	86
Manual Self Refresh Mode .....	86
Multipurpose Register .....	88
MPR Reads .....	89
MPR Readout Format .....	91
MPR Readout Serial Format .....	91
MPR Readout Parallel Format .....	92
MPR Readout Staggered Format .....	93
MPR READ Waveforms .....	94
MPR Writes .....	96
MPR WRITE Waveforms .....	97
MPR REFRESH Waveforms .....	98
Gear-Down Mode .....	101
Maximum Power-Saving Mode .....	104
Maximum Power-Saving Mode Entry .....	104
Maximum Power-Saving Mode Entry in PDA .....	105
CKE Transition During Maximum Power-Saving Mode .....	105
Maximum Power-Saving Mode Exit .....	105
Command/Address Parity .....	107
Per-DRAM Addressability .....	115
V <sub>REFDQ</sub> Calibration .....	118

V <sub>REFDQ</sub> Range and Levels .....	119
V <sub>REFDQ</sub> Step Size .....	119
V <sub>REFDQ</sub> Increment and Decrement Timing .....	120
V <sub>REFDQ</sub> Target Settings .....	124
Connectivity Test Mode .....	126
Pin Mapping .....	126
Minimum Terms Definition for Logic Equations .....	127
Logic Equations for a ×4 Device .....	127
Logic Equations for a ×8 Device .....	128
Logic Equations for a ×16 Device .....	128
CT Input Timing Requirements .....	128
Post Package Repair .....	130
Post Package Repair .....	130
Hard Post Package Repair .....	131
hPPR Row Repair - Entry .....	131
hPPR Row Repair – WRA Initiated (REF Commands Allowed) .....	131
hPPR Row Repair – WR Initiated (REF Commands NOT Allowed) .....	133
sPPR Row Repair .....	134
hPPR/sPPR Support Identifier .....	137
Excessive Row Activation .....	139
ACTIVATE Command .....	139
PRECHARGE Command .....	140
REFRESH Command .....	141
Temperature-Controlled Refresh Mode .....	143
TCR Mode – Normal Temperature Range .....	143
TCR Mode – Extended Temperature Range .....	143
Fine Granularity Refresh Mode .....	145
Mode Register and Command Truth Table .....	145
<sup>t</sup> REFI and <sup>t</sup> RFC Parameters .....	145
Changing Refresh Rate .....	148
Usage with TCR Mode .....	148
Self Refresh Entry and Exit .....	148
SELF REFRESH Operation .....	150
Self Refresh Abort .....	152
Self Refresh Exit with NOP Command .....	153
Power-Down Mode .....	155
Power-Down Clarifications – Case 1 .....	160
Power-Down Entry, Exit Timing with CAL .....	161
ODT Input Buffer Disable Mode for Power-Down .....	163
CRC Write Data Feature .....	165
CRC Write Data .....	165
WRITE CRC DATA Operation .....	165
DBI_n and CRC Both Enabled .....	166
DM_n and CRC Both Enabled .....	166
DM_n and DBI_n Conflict During Writes with CRC Enabled .....	166
CRC and Write Preamble Restrictions .....	166
CRC Simultaneous Operation Restrictions .....	166
CRC Polynomial .....	166
CRC Combinatorial Logic Equations .....	167
Burst Ordering for BL8 .....	168
CRC Data Bit Mapping .....	168
CRC Enabled With BC4 .....	169

CRC with BC4 Data Bit Mapping .....	169
CRC Equations for x8 Device in BC4 Mode with A2 = 0 and A2 = 1 .....	172
CRC Error Handling .....	173
CRC Write Data Flow Diagram .....	175
Data Bus Inversion .....	176
DBI During a WRITE Operation .....	176
DBI During a READ Operation .....	177
Data Mask .....	178
Programmable Preamble Modes and DQS Postambles .....	180
WRITE Preamble Mode .....	180
READ Preamble Mode .....	183
READ Preamble Training .....	183
WRITE Postamble .....	184
READ Postamble .....	184
Bank Access Operation .....	186
READ Operation .....	190
Read Timing Definitions .....	190
Read Timing – Clock-to-Data Strobe Relationship .....	191
Read Timing – Data Strobe-to-Data Relationship .....	193
<sup>t</sup> LZ(DQS), <sup>t</sup> LZ(DQ), <sup>t</sup> HZ(DQS), and <sup>t</sup> HZ(DQ) Calculations .....	194
<sup>t</sup> RPRE Calculation .....	195
<sup>t</sup> RPST Calculation .....	196
READ Burst Operation .....	197
READ Operation Followed by Another READ Operation .....	199
READ Operation Followed by WRITE Operation .....	204
READ Operation Followed by PRECHARGE Operation .....	210
READ Operation with Read Data Bus Inversion (DBI) .....	213
READ Operation with Command/Address Parity (CA Parity) .....	214
READ Followed by WRITE with CRC Enabled .....	216
READ Operation with Command/Address Latency (CAL) Enabled .....	217
WRITE Operation .....	219
Write Timing Definitions .....	219
Write Timing – Clock-to-Data Strobe Relationship .....	219
<sup>t</sup> WPRE Calculation .....	221
<sup>t</sup> WPST Calculation .....	222
Write Timing – Data Strobe-to-Data Relationship .....	222
WRITE Burst Operation .....	226
WRITE Operation Followed by Another WRITE Operation .....	228
WRITE Operation Followed by READ Operation .....	234
WRITE Operation Followed by PRECHARGE Operation .....	238
WRITE Operation with WRITE DBI Enabled .....	241
WRITE Operation with CA Parity Enabled .....	243
WRITE Operation with Write CRC Enabled .....	244
Write Timing Violations .....	249
Motivation .....	249
Data Setup and Hold Violations .....	249
Strobe-to-Strobe and Strobe-to-Clock Violations .....	249
ZQ CALIBRATION Commands .....	250
On-Die Termination .....	252
ODT Mode Register and ODT State Table .....	252
ODT Read Disable State Table .....	253
Synchronous ODT Mode .....	254

ODT Latency and Posted ODT .....	254
Timing Parameters .....	254
ODT During Reads .....	256
Dynamic ODT .....	257
Functional Description .....	257
Asynchronous ODT Mode .....	260
Electrical Specifications .....	261
Absolute Ratings .....	261
DRAM Component Operating Temperature Range .....	261
Electrical Characteristics – AC and DC Operating Conditions .....	262
Supply Operating Conditions .....	262
Leakages .....	263
V <sub>REFCA</sub> Supply .....	263
V <sub>REFDQ</sub> Supply and Calibration Ranges .....	264
V <sub>REFDQ</sub> Ranges .....	265
Electrical Characteristics – AC and DC Single-Ended Input Measurement Levels .....	266
RESET_n Input Levels .....	266
Command/Address Input Levels .....	266
Command, Control, and Address Setup, Hold, and Derating .....	268
Data Receiver Input Requirements .....	270
Connectivity Test (CT) Mode Input Levels .....	274
Electrical Characteristics – AC and DC Differential Input Measurement Levels .....	278
Differential Inputs .....	278
Single-Ended Requirements for CK Differential Signals .....	279
Slew Rate Definitions for CK Differential Input Signals .....	280
CK Differential Input Cross Point Voltage .....	281
DQS Differential Input Signal Definition and Swing Requirements .....	282
DQS Differential Input Cross Point Voltage .....	284
Slew Rate Definitions for DQS Differential Input Signals .....	285
Electrical Characteristics – Overshoot and Undershoot Specifications .....	287
Address, Command, and Control Overshoot and Undershoot Specifications .....	287
Clock Overshoot and Undershoot Specifications .....	288
Data, Strobe, and Mask Overshoot and Undershoot Specifications .....	289
Electrical Characteristics – AC and DC Output Measurement Levels .....	289
Single-Ended Outputs .....	289
Differential Outputs .....	291
Reference Load for AC Timing and Output Slew Rate .....	292
Connectivity Test Mode Output Levels .....	293
Electrical Characteristics – AC and DC Output Driver Characteristics .....	294
Connectivity Test Mode Output Driver Electrical Characteristics .....	294
Output Driver Electrical Characteristics .....	296
Output Driver Temperature and Voltage Sensitivity .....	299
Alert Driver .....	299
Electrical Characteristics – On-Die Termination Characteristics .....	300
ODT Levels and I-V Characteristics .....	300
ODT Temperature and Voltage Sensitivity .....	302
ODT Timing Definitions .....	302
DRAM Package Electrical Specifications .....	306
Thermal Characteristics .....	310
Current Specifications – Measurement Conditions .....	311
I <sub>DD</sub> , I <sub>PP</sub> , and I <sub>DDQ</sub> Measurement Conditions .....	311
I <sub>DD</sub> Definitions .....	313



Current Specifications – Patterns and Test Conditions .....	317
Current Test Definitions and Patterns .....	317
I <sub>DD</sub> Specifications .....	326
Current Specifications – Limits .....	327
Speed Bin Tables .....	331
Refresh Parameters By Device Density .....	339
Electrical Characteristics and AC Timing Parameters .....	340
Electrical Characteristics and AC Timing Parameters: 2666 Through 3200 .....	352
Converting Time-Based Specifications to Clock-Based Requirements .....	364
Options Tables .....	365

## List of Figures

Figure 1: Order Part Number Example .....	3
Figure 2: 1 Gig x 4 Functional Block Diagram .....	21
Figure 3: 512 Meg x 8 Functional Block Diagram .....	21
Figure 4: 256 Meg x 16 Functional Block Diagram .....	22
Figure 5: 78-Ball x4, x8 Ball Assignments .....	23
Figure 6: 96-Ball x16 Ball Assignments .....	24
Figure 7: 78-Ball FBGA - x4, x8 "HX" .....	28
Figure 8: 78-Ball FBGA - x4, x8 "RH" .....	29
Figure 9: 96-Ball FBGA - x16 "HA" .....	30
Figure 10: 96-Ball FBGA - x16 "GE" .....	31
Figure 11: Simplified State Diagram .....	32
Figure 12: RESET and Initialization Sequence at Power-On Ramping .....	38
Figure 13: RESET Procedure at Power Stable Condition .....	39
Figure 14: $t_{MRD}$ Timing .....	41
Figure 15: $t_{MOD}$ Timing .....	41
Figure 16: DLL-Off Mode Read Timing Operation .....	71
Figure 17: DLL Switch Sequence from DLL-On to DLL-Off .....	73
Figure 18: DLL Switch Sequence from DLL-Off to DLL-On .....	74
Figure 19: Write Leveling Concept, Example 1 .....	76
Figure 20: Write Leveling Concept, Example 2 .....	77
Figure 21: Write Leveling Sequence (DQS Capturing CK LOW at T1 and CK HIGH at T2) .....	79
Figure 22: Write Leveling Exit .....	80
Figure 23: CAL Timing Definition .....	81
Figure 24: CAL Timing Example (Consecutive CS_n = LOW) .....	81
Figure 25: CAL Enable Timing - $t_{MOD\_CAL}$ .....	82
Figure 26: $t_{MOD\_CAL}$ , MRS to Valid Command Timing with CAL Enabled .....	82
Figure 27: CAL Enabling MRS to Next MRS Command, $t_{MRD\_CAL}$ .....	83
Figure 28: $t_{MRD\_CAL}$ , Mode Register Cycle Time With CAL Enabled .....	83
Figure 29: Consecutive READ BL8, CAL3, 1 $t_{CK}$ Preamble, Different Bank Group .....	84
Figure 30: Consecutive READ BL8, CAL4, 1 $t_{CK}$ Preamble, Different Bank Group .....	84
Figure 31: Auto Self Refresh Ranges .....	87
Figure 32: MPR Block Diagram .....	88
Figure 33: MPR READ Timing .....	94
Figure 34: MPR Back-to-Back READ Timing .....	95
Figure 35: MPR READ-to-WRITE Timing .....	96
Figure 36: MPR WRITE and WRITE-to-READ Timing .....	97
Figure 37: MPR Back-to-Back WRITE Timing .....	98
Figure 38: REFRESH Timing .....	98
Figure 39: READ-to-REFRESH Timing .....	99
Figure 40: WRITE-to-REFRESH Timing .....	99
Figure 41: Clock Mode Change from 1/2 Rate to 1/4 Rate (Initialization) .....	102
Figure 42: Clock Mode Change After Exiting Self Refresh .....	102
Figure 43: Comparison Between Gear-Down Disable and Gear-Down Enable .....	103
Figure 44: Maximum Power-Saving Mode Entry .....	104
Figure 45: Maximum Power-Saving Mode Entry with PDA .....	105
Figure 46: Maintaining Maximum Power-Saving Mode with CKE Transition .....	105
Figure 47: Maximum Power-Saving Mode Exit .....	106
Figure 48: Command/Address Parity Operation .....	107
Figure 49: Command/Address Parity During Normal Operation .....	109
Figure 50: Persistent CA Parity Error Checking Operation .....	110

Figure 51: CA Parity Error Checking – SRE Attempt .....	110
Figure 52: CA Parity Error Checking – SRX Attempt .....	111
Figure 53: CA Parity Error Checking – PDE/PDX .....	111
Figure 54: Parity Entry Timing Example – $t^{MRD\_PAR}$ .....	112
Figure 55: Parity Entry Timing Example – $t^{MOD\_PAR}$ .....	112
Figure 56: Parity Exit Timing Example – $t^{MRD\_PAR}$ .....	112
Figure 57: Parity Exit Timing Example – $t^{MOD\_PAR}$ .....	113
Figure 58: CA Parity Flow Diagram .....	114
Figure 59: PDA Operation Enabled, BL8 .....	116
Figure 60: PDA Operation Enabled, BC4 .....	116
Figure 61: MRS PDA Exit .....	117
Figure 62: $V_{REFDQ}$ Voltage Range .....	118
Figure 63: Example of $V_{REF}$ Set Tolerance and Step Size .....	120
Figure 64: $V_{REFDQ}$ Timing Diagram for $V_{REF, time}$ Parameter .....	121
Figure 65: $V_{REFDQ}$ Training Mode Entry and Exit Timing Diagram .....	122
Figure 66: $V_{REF}$ Step: Single Step Size Increment Case .....	123
Figure 67: $V_{REF}$ Step: Single Step Size Decrement Case .....	123
Figure 68: $V_{REF}$ Full Step: From $V_{REF,min}$ to $V_{REF,max}$ Case .....	124
Figure 69: $V_{REF}$ Full Step: From $V_{REF,max}$ to $V_{REF,min}$ Case .....	124
Figure 70: $V_{REFDQ}$ Equivalent Circuit .....	125
Figure 71: Connectivity Test Mode Entry .....	129
Figure 72: hPPR WRA – Entry .....	132
Figure 73: hPPR WRA – Repair and Exit .....	133
Figure 74: hPPR WR – Entry .....	134
Figure 75: hPPR WR – Repair and Exit .....	134
Figure 76: sPPR – Entry .....	137
Figure 77: sPPR – Repair, and Exit .....	137
Figure 78: $t^{RRD}$ Timing .....	140
Figure 79: $t^{FAW}$ Timing .....	140
Figure 80: REFRESH Command Timing .....	142
Figure 81: Postponing REFRESH Commands (Example) .....	142
Figure 82: Pulling In REFRESH Commands (Example) .....	142
Figure 83: TCR Mode Example <sup>1</sup> .....	144
Figure 84: 4Gb with Fine Granularity Refresh Mode Example .....	147
Figure 85: OTF REFRESH Command Timing .....	148
Figure 86: Self Refresh Entry/Exit Timing .....	151
Figure 87: Self Refresh Entry/Exit Timing with CAL Mode .....	152
Figure 88: Self Refresh Abort .....	153
Figure 89: Self Refresh Exit with NOP Command .....	154
Figure 90: Active Power-Down Entry and Exit .....	156
Figure 91: Power-Down Entry After Read and Read with Auto Precharge .....	157
Figure 92: Power-Down Entry After Write and Write with Auto Precharge .....	157
Figure 93: Power-Down Entry After Write .....	158
Figure 94: Precharge Power-Down Entry and Exit .....	158
Figure 95: REFRESH Command to Power-Down Entry .....	159
Figure 96: Active Command to Power-Down Entry .....	159
Figure 97: PRECHARGE/PRECHARGE ALL Command to Power-Down Entry .....	160
Figure 98: MRS Command to Power-Down Entry .....	160
Figure 99: Power-Down Entry/Exit Clarifications – Case 1 .....	161
Figure 100: Active Power-Down Entry and Exit Timing with CAL .....	161
Figure 101: REFRESH Command to Power-Down Entry with CAL .....	162
Figure 102: ODT Power-Down Entry with ODT Buffer Disable Mode .....	163

Figure 103: ODT Power-Down Exit with ODT Buffer Disable Mode .....	164
Figure 104: CRC Write Data Operation .....	165
Figure 105: CRC Error Reporting .....	174
Figure 106: CA Parity Flow Diagram .....	175
Figure 107: 1 <sup>t</sup> CK vs. 2 <sup>t</sup> CK WRITE Preamble Mode .....	180
Figure 108: 1 <sup>t</sup> CK vs. 2 <sup>t</sup> CK WRITE Preamble Mode, <sup>t</sup> CCD = 4 .....	181
Figure 109: 1 <sup>t</sup> CK vs. 2 <sup>t</sup> CK WRITE Preamble Mode, <sup>t</sup> CCD = 5 .....	182
Figure 110: 1 <sup>t</sup> CK vs. 2 <sup>t</sup> CK WRITE Preamble Mode, <sup>t</sup> CCD = 6 .....	182
Figure 111: 1 <sup>t</sup> CK vs. 2 <sup>t</sup> CK READ Preamble Mode .....	183
Figure 112: READ Preamble Training .....	184
Figure 113: WRITE Postamble .....	184
Figure 114: READ Postamble .....	185
Figure 115: Bank Group x4/x8 Block Diagram .....	186
Figure 116: READ Burst <sup>t</sup> CCD_S and <sup>t</sup> CCD_L Examples .....	187
Figure 117: Write Burst <sup>t</sup> CCD_S and <sup>t</sup> CCD_L Examples .....	187
Figure 118: <sup>t</sup> RRD Timing .....	188
Figure 119: <sup>t</sup> WTR_S Timing (WRITE-to-READ, Different Bank Group, CRC and DM Disabled) .....	188
Figure 120: <sup>t</sup> WTR_L Timing (WRITE-to-READ, Same Bank Group, CRC and DM Disabled) .....	189
Figure 121: Read Timing Definition .....	191
Figure 122: Clock-to-Data Strobe Relationship .....	192
Figure 123: Data Strobe-to-Data Relationship .....	193
Figure 124: <sup>t</sup> LZ and <sup>t</sup> HZ Method for Calculating Transitions and Endpoints .....	194
Figure 125: <sup>t</sup> RPRE Method for Calculating Transitions and Endpoints .....	195
Figure 126: <sup>t</sup> RPST Method for Calculating Transitions and Endpoints .....	196
Figure 127: READ Burst Operation, RL = 11 (AL = 0, CL = 11, BL8) .....	197
Figure 128: READ Burst Operation, RL = 21 (AL = 10, CL = 11, BL8) .....	198
Figure 129: Consecutive READ (BL8) with 1 <sup>t</sup> CK Preamble in Different Bank Group .....	199
Figure 130: Consecutive READ (BL8) with 2 <sup>t</sup> CK Preamble in Different Bank Group .....	199
Figure 131: Nonconsecutive READ (BL8) with 1 <sup>t</sup> CK Preamble in Same or Different Bank Group .....	200
Figure 132: Nonconsecutive READ (BL8) with 2 <sup>t</sup> CK Preamble in Same or Different Bank Group .....	200
Figure 133: READ (BC4) to READ (BC4) with 1 <sup>t</sup> CK Preamble in Different Bank Group .....	201
Figure 134: READ (BC4) to READ (BC4) with 2 <sup>t</sup> CK Preamble in Different Bank Group .....	201
Figure 135: READ (BL8) to READ (BC4) OTF with 1 <sup>t</sup> CK Preamble in Different Bank Group .....	202
Figure 136: READ (BL8) to READ (BC4) OTF with 2 <sup>t</sup> CK Preamble in Different Bank Group .....	202
Figure 137: READ (BC4) to READ (BL8) OTF with 1 <sup>t</sup> CK Preamble in Different Bank Group .....	203
Figure 138: READ (BC4) to READ (BL8) OTF with 2 <sup>t</sup> CK Preamble in Different Bank Group .....	203
Figure 139: READ (BL8) to WRITE (BL8) with 1 <sup>t</sup> CK Preamble in Same or Different Bank Group .....	204
Figure 140: READ (BL8) to WRITE (BL8) with 2 <sup>t</sup> CK Preamble in Same or Different Bank Group .....	204
Figure 141: READ (BC4) OTF to WRITE (BC4) OTF with 1 <sup>t</sup> CK Preamble in Same or Different Bank Group .....	205
Figure 142: READ (BC4) OTF to WRITE (BC4) OTF with 2 <sup>t</sup> CK Preamble in Same or Different Bank Group .....	206
Figure 143: READ (BC4) Fixed to WRITE (BC4) Fixed with 1 <sup>t</sup> CK Preamble in Same or Different Bank Group .....	206
Figure 144: READ (BC4) Fixed to WRITE (BC4) Fixed with 2 <sup>t</sup> CK Preamble in Same or Different Bank Group .....	207
Figure 145: READ (BC4) to WRITE (BL8) OTF with 1 <sup>t</sup> CK Preamble in Same or Different Bank Group .....	208
Figure 146: READ (BC4) to WRITE (BL8) OTF with 2 <sup>t</sup> CK Preamble in Same or Different Bank Group .....	208
Figure 147: READ (BL8) to WRITE (BC4) OTF with 1 <sup>t</sup> CK Preamble in Same or Different Bank Group .....	209
Figure 148: READ (BL8) to WRITE (BC4) OTF with 2 <sup>t</sup> CK Preamble in Same or Different Bank Group .....	209
Figure 149: READ to PRECHARGE with 1 <sup>t</sup> CK Preamble .....	210
Figure 150: READ to PRECHARGE with 2 <sup>t</sup> CK Preamble .....	211
Figure 151: READ to PRECHARGE with Additive Latency and 1 <sup>t</sup> CK Preamble .....	211
Figure 152: READ with Auto Precharge and 1 <sup>t</sup> CK Preamble .....	212
Figure 153: READ with Auto Precharge, Additive Latency, and 1 <sup>t</sup> CK Preamble .....	213
Figure 154: Consecutive READ (BL8) with 1 <sup>t</sup> CK Preamble and DBI in Different Bank Group .....	213

Figure 155: Consecutive READ (BL8) with 1 <sup>t</sup> CK Preamble and CA Parity in Different Bank Group .....	214
Figure 156: READ (BL8) to WRITE (BL8) with 1 <sup>t</sup> CK Preamble and CA Parity in Same or Different Bank Group ...	215
Figure 157: READ (BL8) to WRITE (BL8 or BC4: OTF) with 1 <sup>t</sup> CK Preamble and Write CRC in Same or Different Bank Group .....	216
Figure 158: READ (BC4: Fixed) to WRITE (BC4: Fixed) with 1 <sup>t</sup> CK Preamble and Write CRC in Same or Different Bank Group .....	217
Figure 159: Consecutive READ (BL8) with CAL (3 <sup>t</sup> CK) and 1 <sup>t</sup> CK Preamble in Different Bank Group .....	217
Figure 160: Consecutive READ (BL8) with CAL (4 <sup>t</sup> CK) and 1 <sup>t</sup> CK Preamble in Different Bank Group .....	218
Figure 161: Write Timing Definition .....	220
Figure 162: <sup>t</sup> WPRE Method for Calculating Transitions and Endpoints .....	221
Figure 163: <sup>t</sup> WPST Method for Calculating Transitions and Endpoints .....	222
Figure 164: Rx Compliance Mask .....	223
Figure 165: V <sub>CENT_DQ</sub> V <sub>REFDQ</sub> Voltage Variation .....	223
Figure 166: Rx Mask DQ-to-DQS Timings .....	224
Figure 167: Rx Mask DQ-to-DQS DRAM-Based Timings .....	225
Figure 168: Example of Data Input Requirements Without Training .....	226
Figure 169: WRITE Burst Operation, WL = 9 (AL = 0, CWL = 9, BL8) .....	227
Figure 170: WRITE Burst Operation, WL = 19 (AL = 10, CWL = 9, BL8) .....	228
Figure 171: Consecutive WRITE (BL8) with 1 <sup>t</sup> CK Preamble in Different Bank Group .....	228
Figure 172: Consecutive WRITE (BL8) with 2 <sup>t</sup> CK Preamble in Different Bank Group .....	229
Figure 173: Nonconsecutive WRITE (BL8) with 1 <sup>t</sup> CK Preamble in Same or Different Bank Group .....	230
Figure 174: Nonconsecutive WRITE (BL8) with 2 <sup>t</sup> CK Preamble in Same or Different Bank Group .....	230
Figure 175: WRITE (BC4) OTF to WRITE (BC4) OTF with 1 <sup>t</sup> CK Preamble in Different Bank Group .....	231
Figure 176: WRITE (BC4) OTF to WRITE (BC4) OTF with 2 <sup>t</sup> CK Preamble in Different Bank Group .....	232
Figure 177: WRITE (BC4) Fixed to WRITE (BC4) Fixed with 1 <sup>t</sup> CK Preamble in Different Bank Group .....	232
Figure 178: WRITE (BL8) to WRITE (BC4) OTF with 1 <sup>t</sup> CK Preamble in Different Bank Group .....	233
Figure 179: WRITE (BC4) OTF to WRITE (BL8) with 1 <sup>t</sup> CK Preamble in Different Bank Group .....	234
Figure 180: WRITE (BL8) to READ (BL8) with 1 <sup>t</sup> CK Preamble in Different Bank Group .....	234
Figure 181: WRITE (BL8) to READ (BL8) with 1 <sup>t</sup> CK Preamble in Same Bank Group .....	235
Figure 182: WRITE (BC4) OTF to READ (BC4) OTF with 1 <sup>t</sup> CK Preamble in Different Bank Group .....	236
Figure 183: WRITE (BC4) OTF to READ (BC4) OTF with 1 <sup>t</sup> CK Preamble in Same Bank Group .....	236
Figure 184: WRITE (BC4) Fixed to READ (BC4) Fixed with 1 <sup>t</sup> CK Preamble in Different Bank Group .....	237
Figure 185: WRITE (BC4) Fixed to READ (BC4) Fixed with 1 <sup>t</sup> CK Preamble in Same Bank Group .....	237
Figure 186: WRITE (BL8/BC4-OTF) to PRECHARGE with 1 <sup>t</sup> CK Preamble .....	238
Figure 187: WRITE (BC4-Fixed) to PRECHARGE with 1 <sup>t</sup> CK Preamble .....	239
Figure 188: WRITE (BL8/BC4-OTF) to Auto PRECHARGE with 1 <sup>t</sup> CK Preamble .....	239
Figure 189: WRITE (BC4-Fixed) to Auto PRECHARGE with 1 <sup>t</sup> CK Preamble .....	240
Figure 190: WRITE (BL8/BC4-OTF) with 1 <sup>t</sup> CK Preamble and DBI .....	241
Figure 191: WRITE (BC4-Fixed) with 1 <sup>t</sup> CK Preamble and DBI .....	242
Figure 192: Consecutive Write (BL8) with 1 <sup>t</sup> CK Preamble and CA Parity in Different Bank Group .....	243
Figure 193: Consecutive WRITE (BL8/BC4-OTF) with 1 <sup>t</sup> CK Preamble and Write CRC in Same or Different Bank Group .....	244
Figure 194: Consecutive WRITE (BC4-Fixed) with 1 <sup>t</sup> CK Preamble and Write CRC in Same or Different Bank Group .....	245
Figure 195: Nonconsecutive WRITE (BL8/BC4-OTF) with 1 <sup>t</sup> CK Preamble and Write CRC in Same or Different Bank Group .....	246
Figure 196: Nonconsecutive WRITE (BL8/BC4-OTF) with 2 <sup>t</sup> CK Preamble and Write CRC in Same or Different Bank Group .....	247
Figure 197: WRITE (BL8/BC4-OTF/Fixed) with 1 <sup>t</sup> CK Preamble and Write CRC in Same or Different Bank Group .....	248
Figure 198: ZQ Calibration Timing .....	251
Figure 199: Functional Representation of ODT .....	252
Figure 200: Synchronous ODT Timing with BL8 .....	255

Figure 201: Synchronous ODT with BC4 .....	255
Figure 202: ODT During Reads .....	256
Figure 203: Dynamic ODT (1 <sup>t</sup> CK Preamble; CL = 14, CWL = 11, BL = 8, AL = 0, CRC Disabled) .....	258
Figure 204: Dynamic ODT Overlapped with R <sub>TT(NOM)</sub> (CL = 14, CWL = 11, BL = 8, AL = 0, CRC Disabled) .....	259
Figure 205: Asynchronous ODT Timings with DLL Off .....	260
Figure 206: V <sub>REFDQ</sub> Voltage Range .....	263
Figure 207: RESET_n Input Slew Rate Definition .....	266
Figure 208: Single-Ended Input Slew Rate Definition .....	268
Figure 209: DQ Slew Rate Definitions .....	271
Figure 210: Rx Mask Relative to <sup>t</sup> DS/ <sup>t</sup> DH .....	273
Figure 211: Rx Mask Without Write Training .....	274
Figure 212: TEN Input Slew Rate Definition .....	275
Figure 213: CT Type-A Input Slew Rate Definition .....	275
Figure 214: CT Type-B Input Slew Rate Definition .....	276
Figure 215: CT Type-C Input Slew Rate Definition .....	277
Figure 216: CT Type-D Input Slew Rate Definition .....	277
Figure 217: Differential AC Swing and "Time Exceeding AC-Level" <sup>t</sup> DVAC .....	278
Figure 218: Single-Ended Requirements for CK .....	280
Figure 219: Differential Input Slew Rate Definition for CK_t, CK_c .....	281
Figure 220: V <sub>IX(CK)</sub> Definition .....	281
Figure 221: Differential Input Signal Definition for DQS_t, DQS_c .....	282
Figure 222: DQS_t, DQS_c Input Peak Voltage Calculation and Range of Exempt non-Monotonic Signaling .....	283
Figure 223: V <sub>IXDQS</sub> Definition .....	284
Figure 224: Differential Input Slew Rate and Input Level Definition for DQS_t, DQS_c .....	285
Figure 225: ADDR, CMD, CNTL Overshoot and Undershoot Definition .....	287
Figure 226: CK Overshoot and Undershoot Definition .....	288
Figure 227: Data, Strobe, and Mask Overshoot and Undershoot Definition .....	289
Figure 228: Single-ended Output Slew Rate Definition .....	290
Figure 229: Differential Output Slew Rate Definition .....	292
Figure 230: Reference Load For AC Timing and Output Slew Rate .....	293
Figure 231: Connectivity Test Mode Reference Test Load .....	293
Figure 232: Connectivity Test Mode Output Slew Rate Definition .....	294
Figure 233: Output Driver During Connectivity Test Mode .....	295
Figure 234: Output Driver: Definition of Voltages and Currents .....	296
Figure 235: Alert Driver .....	300
Figure 236: ODT Definition of Voltages and Currents .....	301
Figure 237: ODT Timing Reference Load .....	302
Figure 238: <sup>t</sup> ADC Definition with Direct ODT Control .....	304
Figure 239: <sup>t</sup> ADC Definition with Dynamic ODT Control .....	304
Figure 240: <sup>t</sup> AOFAS and <sup>t</sup> AONAS Definitions .....	305
Figure 241: Thermal Measurement Point .....	311
Figure 242: Measurement Setup and Test Load for I <sub>DDX</sub> , I <sub>DDPx</sub> , and I <sub>DDQx</sub> .....	312
Figure 243: Correlation: Simulated Channel I/O Power to Actual Channel I/O Power .....	313

## List of Tables

Table 1: Key Timing Parameters .....	2
Table 2: Addressing .....	2
Table 3: Ball Descriptions .....	25
Table 4: State Diagram Command Definitions .....	33
Table 5: Supply Power-up Slew Rate .....	35
Table 6: Address Pin Mapping .....	43
Table 7: MR0 Register Definition .....	43
Table 8: Burst Type and Burst Order .....	45
Table 9: Address Pin Mapping .....	47
Table 10: MR1 Register Definition .....	47
Table 11: Additive Latency (AL) Settings .....	49
Table 12: TDQS Function Matrix .....	50
Table 13: Address Pin Mapping .....	51
Table 14: MR2 Register Definition .....	51
Table 15: Address Pin Mapping .....	54
Table 16: MR3 Register Definition .....	54
Table 17: Address Pin Mapping .....	57
Table 18: MR4 Register Definition .....	57
Table 19: Address Pin Mapping .....	61
Table 20: MR5 Register Definition .....	61
Table 21: Address Pin Mapping .....	64
Table 22: MR6 Register Definition .....	64
Table 23: Truth Table – Command .....	67
Table 24: Truth Table – CKE .....	69
Table 25: MR Settings for Leveling Procedures .....	77
Table 26: DRAM TERMINATION Function in Leveling Mode .....	77
Table 27: Auto Self Refresh Mode .....	86
Table 28: MR3 Setting for the MPR Access Mode .....	88
Table 29: DRAM Address to MPR UI Translation .....	88
Table 30: MPR Page and MPRx Definitions .....	89
Table 31: MPR Readout Serial Format .....	91
Table 32: MPR Readout – Parallel Format .....	92
Table 33: MPR Readout Staggered Format, x4 .....	93
Table 34: MPR Readout Staggered Format, x4 – Consecutive READs .....	93
Table 35: MPR Readout Staggered Format, x8 and x16 .....	94
Table 36: Mode Register Setting for CA Parity .....	109
Table 37: V <sub>REFDQ</sub> Range and Levels .....	119
Table 38: V <sub>REFDQ</sub> Settings (V <sub>DDQ</sub> = 1.2V) .....	125
Table 39: Connectivity Mode Pin Description and Switching Levels .....	127
Table 40: PPR MR0 Guard Key Settings .....	131
Table 41: DDR4 hPPR Timing Parameters DDR4-1600 through DDR4-3200 .....	134
Table 42: sPPR Associated Rows .....	135
Table 43: PPR MR0 Guard Key Settings .....	136
Table 44: DDR4 sPPR Timing Parameters DDR4-1600 through DDR4-3200 .....	137
Table 45: DDR4 Repair Mode Support Identifier .....	137
Table 46: MAC Encoding of MPR Page 3 MPR3 .....	139
Table 47: Normal tREFI Refresh (TCR Disabled) .....	143
Table 48: Normal tREFI Refresh (TCR Enabled) .....	144
Table 49: MRS Definition .....	145
Table 50: REFRESH Command Truth Table .....	145

Table 51: $t_{REFI}$ and $t_{RFC}$ Parameters .....	146
Table 52: Power-Down Entry Definitions .....	155
Table 53: CRC Error Detection Coverage .....	166
Table 54: CRC Data Mapping for x4 Devices, BL8 .....	168
Table 55: CRC Data Mapping for x8 Devices, BL8 .....	168
Table 56: CRC Data Mapping for x16 Devices, BL8 .....	169
Table 57: CRC Data Mapping for x4 Devices, BC4 .....	169
Table 58: CRC Data Mapping for x8 Devices, BC4 .....	170
Table 59: CRC Data Mapping for x16 Devices, BC4 .....	171
Table 60: DBI vs. DM vs. TDQS Function Matrix .....	176
Table 61: DBI Write, DQ Frame Format (x8) .....	176
Table 62: DBI Write, DQ Frame Format (x16) .....	176
Table 63: DBI Read, DQ Frame Format (x8) .....	177
Table 64: DBI Read, DQ Frame Format (x16) .....	177
Table 65: DM vs. TDQS vs. DBI Function Matrix .....	178
Table 66: Data Mask, DQ Frame Format (x8) .....	178
Table 67: Data Mask, DQ Frame Format (x16) .....	178
Table 68: CWL Selection .....	181
Table 69: DDR4 Bank Group Timing Examples .....	186
Table 70: Read-to-Write and Write-to-Read Command Intervals .....	191
Table 71: Termination State Table .....	253
Table 72: Read Termination Disable Window .....	253
Table 73: ODT Latency at DDR4-1600/-1866/-2133/-2400/-2666/-3200 .....	254
Table 74: Dynamic ODT Latencies and Timing (1 $t_{CK}$ Preamble Mode and CRC Disabled) .....	257
Table 75: Dynamic ODT Latencies and Timing with Preamble Mode and CRC Mode Matrix .....	258
Table 76: Absolute Maximum Ratings .....	261
Table 77: Temperature Range .....	261
Table 78: Recommended Supply Operating Conditions .....	262
Table 79: V <sub>DD</sub> Slew Rate .....	262
Table 80: Leakages .....	263
Table 81: V <sub>REFDQ</sub> Specification .....	264
Table 82: V <sub>REFDQ</sub> Range and Levels .....	265
Table 83: RESET_n Input Levels (CMOS) .....	266
Table 84: Command and Address Input Levels: DDR4-1600 Through DDR4-2400 .....	266
Table 85: Command and Address Input Levels: DDR4-2666 .....	267
Table 86: Command and Address Input Levels: DDR4-2933 and DDR4-3200 .....	267
Table 87: Single-Ended Input Slew Rates .....	268
Table 88: Command and Address Setup and Hold Values Referenced – AC/DC-Based .....	269
Table 89: Derating Values for t <sub>IS</sub> /t <sub>IH</sub> – AC100DC75-Based .....	269
Table 90: Derating Values for t <sub>IS</sub> /t <sub>IH</sub> – AC90/DC65-Based .....	270
Table 91: DQ Input Receiver Specifications .....	271
Table 92: Rx Mask and t <sub>DS</sub> /t <sub>DH</sub> without Write Training .....	274
Table 93: TEN Input Levels (CMOS) .....	274
Table 94: CT Type-A Input Levels .....	275
Table 95: CT Type-B Input Levels .....	276
Table 96: CT Type-C Input Levels (CMOS) .....	276
Table 97: CT Type-D Input Levels .....	277
Table 98: Differential Input Swing Requirements for CK_t, CK_c .....	278
Table 99: Minimum Time AC Time t <sub>DVAC</sub> for CK .....	279
Table 100: Single-Ended Requirements for CK .....	280
Table 101: CK Differential Input Slew Rate Definition .....	280
Table 102: Cross Point Voltage For CK Differential Input Signals at DDR4-1600 through DDR4-2400 .....	282

Table 103: Cross Point Voltage For CK Differential Input Signals at DDR4-2666 through DDR4-3200 .....	282
Table 104: DDR4-1600 through DDR4-2400 Differential Input Swing Requirements for DQS_t, DQS_c .....	283
Table 105: DDR4-2633 through DDR4-3200 Differential Input Swing Requirements for DQS_t, DQS_c .....	283
Table 106: Cross Point Voltage For Differential Input Signals DQS .....	284
Table 107: DQS Differential Input Slew Rate Definition .....	285
Table 108: DDR4-1600 through DDR4-2400 Differential Input Slew Rate and Input Levels for DQS_t, DQS_c ...	285
Table 109: DDR4-2666 through DDR4-3200 Differential Input Slew Rate and Input Levels for DQS_t, DQS_c ...	286
Table 110: ADDR, CMD, CNTL Overshoot and Undershoot/Specifications .....	287
Table 111: CK Overshoot and Undershoot/ Specifications .....	288
Table 112: Data, Strobe, and Mask Overshoot and Undershoot/ Specifications .....	289
Table 113: Single-Ended Output Levels .....	289
Table 114: Single-Ended Output Slew Rate Definition .....	290
Table 115: Single-Ended Output Slew Rate .....	291
Table 116: Differential Output Levels .....	291
Table 117: Differential Output Slew Rate Definition .....	291
Table 118: Differential Output Slew Rate .....	292
Table 119: Connectivity Test Mode Output Levels .....	293
Table 120: Connectivity Test Mode Output Slew Rate .....	294
Table 121: Output Driver Electrical Characteristics During Connectivity Test Mode .....	296
Table 122: Strong Mode (34Ω) Output Driver Electrical Characteristics .....	297
Table 123: Weak Mode (48Ω) Output Driver Electrical Characteristics .....	298
Table 124: Output Driver Sensitivity Definitions .....	299
Table 125: Output Driver Voltage and Temperature Sensitivity .....	299
Table 126: Alert Driver Voltage .....	300
Table 127: ODT DC Characteristics .....	301
Table 128: ODT Sensitivity Definitions .....	302
Table 129: ODT Voltage and Temperature Sensitivity .....	302
Table 130: ODT Timing Definitions .....	303
Table 131: Reference Settings for ODT Timing Measurements .....	303
Table 132: DRAM Package Electrical Specifications for x4 and x8 Devices .....	306
Table 133: DRAM Package Electrical Specifications for x16 Devices .....	307
Table 134: Pad Input/Output Capacitance .....	309
Table 135: Thermal Characteristics .....	310
Table 136: Basic I <sub>DD</sub> , I <sub>PP</sub> , and I <sub>DDQ</sub> Measurement Conditions .....	313
Table 137: I <sub>DD0</sub> and I <sub>PP0</sub> Measurement-Loop Pattern <sup>1</sup> .....	317
Table 138: I <sub>DD1</sub> Measurement – Loop Pattern <sup>1</sup> .....	318
Table 139: I <sub>DD2N</sub> , I <sub>DD3N</sub> , and I <sub>PP3P</sub> Measurement – Loop Pattern <sup>1</sup> .....	319
Table 140: I <sub>DD2NT</sub> and I <sub>DDQ2NT</sub> Measurement – Loop Pattern <sup>1</sup> .....	320
Table 141: I <sub>DD4R</sub> Measurement – Loop Pattern <sup>1</sup> .....	321
Table 142: I <sub>DD4W</sub> Measurement – Loop Pattern <sup>1</sup> .....	322
Table 143: I <sub>DD4WC</sub> Measurement – Loop Pattern <sup>1</sup> .....	323
Table 144: I <sub>DD5R</sub> Measurement – Loop Pattern <sup>1</sup> .....	324
Table 145: I <sub>DD7</sub> Measurement – Loop Pattern <sup>1</sup> .....	325
Table 146: Timings used for I <sub>DD</sub> , I <sub>PP</sub> , and I <sub>DDQ</sub> Measurement – Loop Patterns .....	326
Table 147: I <sub>DD</sub> , I <sub>PP</sub> , and I <sub>DDQ</sub> Current Limits – Rev. A .....	327
Table 148: I <sub>DD</sub> , I <sub>PP</sub> , and I <sub>DDQ</sub> Current Limits – Rev. B .....	328
Table 149: DDR4-1600 Speed Bins and Operating Conditions .....	331
Table 150: DDR4-1866 Speed Bins and Operating Conditions .....	332
Table 151: DDR4-2133 Speed Bins and Operating Conditions .....	333
Table 152: DDR4-2400 Speed Bins and Operating Conditions .....	334
Table 153: DDR4-2666 Speed Bins and Operating Conditions .....	335
Table 154: DDR4-2933 Speed Bins and Operating Conditions .....	336



## 4Gb: x4, x8, x16 DDR4 SDRAM Features

Table 155: DDR4-3200 Speed Bins and Operating Conditions .....	338
Table 156: Refresh Parameters by Device Density .....	339
Table 157: Electrical Characteristics and AC Timing Parameters: DDR4-1600 through DDR4-2400 .....	340
Table 158: Electrical Characteristics and AC Timing Parameters .....	352
Table 159: Options - Speed Based .....	365
Table 160: Options - Width Based .....	366

## General Notes and Description

### Description

The DDR4 SDRAM is a high-speed dynamic random-access memory internally configured as an eight-bank DRAM for the x16 configuration and as a 16-bank DRAM for the x4 and x8 configurations. The DDR4 SDRAM uses an  $8n$ -prefetch architecture to achieve high-speed operation. The  $8n$ -prefetch architecture is combined with an interface designed to transfer two data words per clock cycle at the I/O pins.

A single READ or WRITE operation for the DDR4 SDRAM consists of a single  $8n$ -bit wide, four-clock data transfer at the internal DRAM core and two corresponding  $n$ -bit wide, one-half-clock-cycle data transfers at the I/O pins.

### Industrial Temperature

An industrial temperature (IT) device option requires that the case temperature not exceed below  $-40^{\circ}\text{C}$  or above  $95^{\circ}\text{C}$ . JEDEC specifications require the refresh rate to double when  $T_C$  exceeds  $85^{\circ}\text{C}$ ; this also requires use of the high-temperature self refresh option. Additionally, ODT resistance and the input/output impedance must be derated when operating outside of the commercial temperature range, when  $T_C$  is between  $-40^{\circ}\text{C}$  and  $0^{\circ}\text{C}$ .

### General Notes

- The functionality and the timing specifications discussed in this data sheet are for the DLL enable mode of operation (normal operation), unless specifically stated otherwise.
- Throughout the data sheet, the various figures and text refer to DQs as "DQ." The DQ term is to be interpreted as any and all DQ collectively, unless specifically stated otherwise.
- The terms " $_t$ " and " $_c$ " are used to represent the true and complement of a differential signal pair. These terms replace the previously used notation of "#" and/or overbar characters. For example, differential data strobe pair DQS, DQS# is now referred to as DQS $_t$ , DQS $_c$ .
- The term " $_n$ " is used to represent a signal that is active LOW and replaces the previously used "#" and/or overbar characters. For example: CS# is now referred to as CS $_n$ .
- The terms "DQS" and "CK" found throughout the data sheet are to be interpreted as DQS $_t$ , DQS $_c$  and CK $_t$ , CK $_c$  respectively, unless specifically stated otherwise.
- Complete functionality may be described throughout the entire document; any page or diagram may have been simplified to convey a topic and may not be inclusive of all requirements.
- Any specific requirement takes precedence over a general statement.
- Any functionality not specifically stated here within is considered undefined, illegal, and not supported, and can result in unknown operation.
- Addressing is denoted as BG[ $n$ ] for bank group, BA[ $n$ ] for bank address, and A[ $n$ ] for row/col address.
- The NOP command is not allowed, except when exiting maximum power savings mode or when entering gear-down mode, and only a DES command should be used.

- Not all features described within this document may be available on the Rev. A (first) version.
- Not all specifications listed are finalized industry standards; best conservative estimates have been provided when an industry standard has not been finalized.
- Although it is implied throughout the specification, the DRAM must be used after V<sub>DD</sub> has reached the stable power-on level, which is achieved by toggling CKE at least once every 8192 × t<sub>REFI</sub>. However, in the event CKE is fixed HIGH, toggling CS\_n at least once every 8192 × t<sub>REFI</sub> is an acceptable alternative. Placing the DRAM into self refresh mode also alleviates the need to toggle CKE.
- Not all features designated in the data sheet may be supported by earlier die revisions due to late definition by JEDEC.

## Definitions of the Device-Pin Signal Level

- HIGH: A device pin is driving the logic 1 state.
- LOW: A device pin is driving the logic 0 state.
- High-Z: A device pin is tri-state.
- ODT: A device pin terminates with the ODT setting, which could be terminating or tri-state depending on the mode register setting.


## Definitions of the Bus Signal Level

- HIGH: One device on the bus is HIGH, and all other devices on the bus are either ODT or High-Z. The voltage level on the bus is nominally V<sub>DDQ</sub>.
- LOW: One device on the bus is LOW, and all other devices on the bus are either ODT or High-Z. The voltage level on the bus is nominally V<sub>OL(DC)</sub> if ODT was enabled, or V<sub>SSQ</sub> if High-Z.
- High-Z: All devices on the bus are High-Z. The voltage level on the bus is undefined as the bus is floating.
- ODT: At least one device on the bus is ODT, and all others are High-Z. The voltage level on the bus is nominally V<sub>DDQ</sub>.
- The specification requires 8,192 refresh commands within 64ms between 0 °C and 85 °C. This allows for a t<sub>REFI</sub> of 7.8125µs (the use of "7.8µs" is truncated from 7.8125µs). The specification also requires 8,192 refresh commands within 32ms between 85 °C and 95 °C. This allows for a t<sub>REFI</sub> of 3.90625µs (the use of "3.9µs" is truncated from 3.90625µs).


## Functional Block Diagrams


DDR4 SDRAM is a high-speed, CMOS dynamic random access memory. It is internally configured as an 16-bank (4-banks per Bank Group) DRAM.

**Figure 2: 1 Gig x 4 Functional Block Diagram**



**Figure 3: 512 Meg x 8 Functional Block Diagram**



**Figure 4: 256 Meg x 16 Functional Block Diagram**


## Ball Assignments

**Figure 5: 78-Ball x4, x8 Ball Assignments**

	1	2	3	4	5	6	7	8	9	
A										A
B										B
C										C
D										D
E										E
F										F
G										G
H										H
J										J
K										K
L										L
M										M
N										N

Notes: 1. See Ball Descriptions.

2. A comma "," separates the configuration; a slash "/" defines a selectable function. For example: Ball A7 = NF, NF/DM\_n/DBI\_n/TDQS\_t where NF applies to the x4 configuration only. NF/DM\_n/DBI\_n/TDQS\_t applies to the x8 configuration only and is selectable between NF, DM\_n, DBI\_n, or TDQS\_t via MRS.
3. Address bits (including bank groups) are density- and configuration-dependent (see Addressing).

**Figure 6: 96-Ball x16 Ball Assignments**

	1	2	3	4	5	6	7	8	9		
A	V <sub>DDQ</sub>	V <sub>SSQ</sub>	DQ8				UDQS_c	V <sub>SSQ</sub>	V <sub>DDQ</sub>	A	
B	V <sub>PP</sub>	V <sub>SS</sub>	V <sub>DD</sub>				UDQS_t	DQ9	V <sub>DD</sub>	B	
C	V <sub>DDQ</sub>	DQ12	DQ10				DQ11	DQ13	V <sub>SSQ</sub>	C	
D	V <sub>DD</sub>	V <sub>SSQ</sub>	DQ14				DQ15	V <sub>SSQ</sub>	V <sub>DDQ</sub>	D	
E	V <sub>SS</sub>	NF/LDM_n/ UDBL_n	V <sub>SSQ</sub>				NF/LDM_n/ LDBI_n	V <sub>SSQ</sub>	V <sub>SS</sub>	E	
F	V <sub>SSQ</sub>	V <sub>DDQ</sub>	LDQS_c				DQ1	V <sub>DDQ</sub>	ZQ	F	
G	V <sub>DDQ</sub>	DQ0	LDQS_t					V <sub>DD</sub>	V <sub>DDQ</sub>	G	
H	V <sub>SSQ</sub>	DQ4	DQ2				DQ3	DQ5	V <sub>SSQ</sub>	H	
J	V <sub>DD</sub>	V <sub>DDQ</sub>	DQ6				DQ7	V <sub>DDQ</sub>	V <sub>DD</sub>	J	
K	V <sub>SS</sub>	CKE	ODT					CK_t	CK_c	V <sub>SS</sub>	K
L	V <sub>DD</sub>	WE_n/A14	ACT_n					CS_n	RAS_n/A16	V <sub>DD</sub>	L
M	V <sub>REFCA</sub>	BG0	A10/AP					A12/BC_n	CAS-n/A15	V <sub>SS</sub>	M
N	V <sub>SS</sub>	BA0	A4					A3	BA1	TEN	N
P	V <sub>DD</sub>	A6	A0					A1	A5	ALERT_n	P
R	V <sub>DD</sub>	A8	A2					A9	A7	V <sub>PP</sub>	R
T	V <sub>SS</sub>	A11	PAR					NC	A13	V <sub>DD</sub>	T

Notes:

1. See Ball Descriptions.
2. A slash "/" defines a selectable function. For example: Ball E7 = NF/LDM\_n. If data mask is enabled via the MRS, ball E7 = LDM\_n. If data mask is disabled in the MRS, E7 = NF (no function).
3. Address bits (including bank groups) are density- and configuration-dependent (see Addressing).

## Ball Descriptions

The pin description table below is a comprehensive list of all possible pins for DDR4 devices. All pins listed may not be supported on the device defined in this data sheet. See the Ball Assignments section to review all pins used on this device.

**Table 3: Ball Descriptions**

Symbol	Type	Description
A[17:0]	Input	<b>Address inputs:</b> Provide the row address for ACTIVATE commands and the column address for READ/WRITE commands to select one location out of the memory array in the respective bank. (A10/AP, A12/BC_n, WE_n/A14, CAS_n/A15, RAS_n/A16 have additional functions, see individual entries in this table.) The address inputs also provide the op-code during the MODE REGISTER SET command. A16 is used on some 8Gb and 16Gb parts, and A17 is only used on some 16Gb parts.
A10/AP	Input	<b>Auto precharge:</b> A10 is sampled during READ and WRITE commands to determine whether auto precharge should be performed to the accessed bank after a READ or WRITE operation. (HIGH = auto precharge; LOW = no auto precharge.) A10 is sampled during a PRECHARGE command to determine whether the PRECHARGE applies to one bank (A10 LOW) or all banks (A10 HIGH). If only one bank is to be precharged, the bank is selected by the bank group and bank addresses.
A12/BC_n	Input	<b>Burst chop:</b> A12/BC_n is sampled during READ and WRITE commands to determine if burst chop (on-the-fly) will be performed. (HIGH = no burst chop; LOW = burst chop-ped). See the Command Truth Table.
ACT_n	Input	<b>Command input:</b> ACT_n indicates an ACTIVATE command. When ACT_n (along with CS_n) is LOW, the input pins RAS_n/A16, CAS_n/A15, and WE_n/A14 are treated as row address inputs for the ACTIVATE command. When ACT_n is HIGH (along with CS_n LOW), the input pins RAS_n/A16, CAS_n/A15, and WE_n/A14 are treated as normal commands that use the RAS_n, CAS_n, and WE_n signals. See the Command Truth Table.
BA[1:0]	Input	<b>Bank address inputs:</b> Define the bank (within a bank group) to which an ACTIVATE, READ, WRITE, or PRECHARGE command is being applied. Also determines which mode register is to be accessed during a MODE REGISTER SET command.
BG[1:0]	Input	<b>Bank group address inputs:</b> Define the bank group to which a REFRESH, ACTIVATE, READ, WRITE, or PRECHARGE command is being applied. Also determines which mode register is to be accessed during a MODE REGISTER SET command. BG[1:0] are used in the x4 and x8 configurations. BG1 is not used in the x16 configuration.
C0/CKE1, C1/CS1_n, C2/ODT1	Input	<b>Stack address inputs:</b> These inputs are used only when devices are stacked; that is, they are used in 2H, 4H, and 8H stacks for x4 and x8 configurations (these pins are not used in the x16 configuration). DDR4 will support a traditional DDP package, which uses these three signals for control of the second die (CS1_n, CKE1, ODT1). DDR4 is not expected to support a traditional QDP package. For all other stack configurations, such as a 4H or 8H, it is assumed to be a single-load (master/slave) type of configuration where C0, C1, and C2 are used as chip ID selects in conjunction with a single CS_n, CKE, and ODT signal.
CK_t, CK_c	Input	<b>Clock:</b> Differential clock inputs. All address, command, and control input signals are sampled on the crossing of the positive edge of CK_t and the negative edge of CK_c.

**Table 3: Ball Descriptions (Continued)**


<b>Symbol</b>	<b>Type</b>	<b>Description</b>
CKE	Input	<b>Clock enable:</b> CKE HIGH activates and CKE LOW deactivates the internal clock signals, device input buffers, and output drivers. Taking CKE LOW provides PRECHARGE POWER-DOWN and SELF REFRESH operations (all banks idle), or active power-down (row active in any bank). CKE is asynchronous for self refresh exit. After $V_{REFCA}$ has become stable during the power-on and initialization sequence, it must be maintained during all operations (including SELF REFRESH). CKE must be maintained HIGH throughout read and write accesses. Input buffers (excluding CK_t, CK_c, ODT, RESET_n, and CKE) are disabled during power-down. Input buffers (excluding CKE and RESET_n) are disabled during self refresh.
CS_n	Input	<b>Chip select:</b> All commands are masked when CS_n is registered HIGH. CS_n provides for external rank selection on systems with multiple ranks. CS_n is considered part of the command code.
DM_n, UDM_n LDM_n	Input	<b>Input data mask:</b> DM_n is an input mask signal for write data. Input data is masked when DM is sampled LOW coincident with that input data during a write access. DM is sampled on both edges of DQS. DM is not supported on x4 configurations. The UDM_n and LDM_n pins are used in the x16 configuration: UDM_n is associated with DQ[15:8]; LDM_n is associated with DQ[7:0]. The DM, DBI, and TDQS functions are enabled by mode register settings. See the Data Mask section.
ODT	Input	<b>On-die termination:</b> ODT (registered HIGH) enables termination resistance internal to the DDR4 SDRAM. When enabled, ODT ( $R_{TT}$ ) is applied only to each DQ, DQS_t, DQS_c, DM_n/DBI_n/TDQS_t, and TDQS_c signal for the x4 and x8 configurations (when the TDQS function is enabled via mode register). For the x16 configuration, $R_{TT}$ is applied to each DQ, UDQS_t, UDQS_c, LDQS_t, LDQS_c, UDM_n, and LDM_n signal. The ODT pin will be ignored if the mode registers are programmed to disable $R_{TT}$ .
PAR	Input	<b>Parity for command and address:</b> This function can be enabled or disabled via the mode register. When enabled, the parity signal covers all command and address inputs, including ACT_n, RAS_n/A16, CAS_n/A15, WE_n/A14, A[17:0], A10/AP, A12/BC_n, BA[1:0], and BG[1:0] with C0, C1, and C2 on 3DS only devices. Control pins NOT covered by the parity signal are CS_n, CKE, and ODT. Unused address pins that are density- and configuration-specific should be treated internally as 0s by the DRAM parity logic. Command and address inputs will have parity check performed when commands are latched via the rising edge of CK_t and when CS_n is LOW.
RAS_n/A16, CAS_n/A15, WE_n/A14	Input	<b>Command inputs:</b> RAS_n/A16, CAS_n/A15, and WE_n/A14 (along with CS_n and ACT_n) define the command and/or address being entered. See the ACT_n description in this table.
RESET_n	Input	<b>Active LOW asynchronous reset:</b> Reset is active when RESET_n is LOW, and inactive when RESET_n is HIGH. RESET_n must be HIGH during normal operation. RESET_n is a CMOS rail-to-rail signal with DC HIGH and LOW at 80% and 20% of $V_{DD}$ (960 mV for DC HIGH and 240 mV for DC LOW).
TEN	Input	<b>Connectivity test mode:</b> TEN is active when HIGH and inactive when LOW. TEN must be LOW during normal operation. TEN is a CMOS rail-to-rail signal with DC HIGH and LOW at 80% and 20% of $V_{DD}$ (960mV for DC HIGH and 240mV for DC LOW).

**Table 3: Ball Descriptions (Continued)**

<b>Symbol</b>	<b>Type</b>	<b>Description</b>
DQ	I/O	<b>Data input/output:</b> Bidirectional data bus. DQ represents DQ[3:0], DQ[7:0], and DQ[15:0] for the x4, x8, and x16 configurations, respectively. If write CRC is enabled via mode register, the write CRC code is added at the end of data burst. Any one or all of DQ0, DQ1, DQ2, and DQ3 may be used to monitor the internal V <sub>REF</sub> level during test via mode register setting MR[4] A[4] = HIGH, training times change when enabled. During this mode, the R <sub>TT</sub> value should be set to High-Z. This measurement is for verification purposes and is NOT an external voltage supply pin.
DBI_n, UDBI_n, LDBI_n	I/O	<b>DBI input/output:</b> Data bus inversion. DBI_n is an input/output signal used for data bus inversion in the x8 configuration. UDBI_n and LDBI_n are used in the x16 configuration; UDBI_n is associated with DQ[15:8], and LDBI_n is associated with DQ[7:0]. The DBI feature is not supported on the x4 configuration. DBI can be configured for both READ (output) and WRITE (input) operations depending on the mode register settings. The DM, DBI, and TDQS functions are enabled by mode register settings. See the Data Bus Inversion section.
DQS_t, DQS_c, UDQS_t, UDQS_c, LDQS_t, LDQS_c	I/O	<b>Data strobe:</b> Output with READ data, input with WRITE data. Edge-aligned with READ data, centered-aligned with WRITE data. For the x16, LDQS corresponds to the data on DQ[7:0]; UDQS corresponds to the data on DQ[15:8]. For the x4 and x8 configurations, DQS corresponds to the data on DQ[3:0] and DQ[7:0], respectively. DDR4 SDRAM supports a differential data strobe only and does not support a single-ended data strobe.
ALERT_n	Output	<b>Alert output:</b> This signal allows the DRAM to indicate to the system's memory controller that a specific alert or event has occurred. Alerts will include the command/address parity error and the CRC data error when either of these functions is enabled in the mode register.
TDQS_t, TDQS_c	Output	<b>Termination data strobe:</b> TDQS_t and TDQS_c are used by x8 DRAMs only. When enabled via the mode register, the DRAM will enable the same R <sub>TT</sub> termination resistance on TDQS_t and TDQS_c that is applied to DQS_t and DQS_c. When the TDQS function is disabled via the mode register, the DM/TDQS_t pin will provide the DATA MASK (DM) function, and the TDQS_c pin is not used. The TDQS function must be disabled in the mode register for both the x4 and x16 configurations. The DM function is supported only in x8 and x16 configurations.
V <sub>DD</sub>	Supply	<b>Power supply:</b> 1.2V ±0.060V.
V <sub>DDQ</sub>	Supply	<b>DQ power supply:</b> 1.2V ±0.060V.
V <sub>PP</sub>	Supply	<b>DRAM activating power supply:</b> 2.5V –0.125V/+0.250V.
V <sub>REFCA</sub>	Supply	Reference voltage for control, command, and address pins.
V <sub>SS</sub>	Supply	Ground.
V <sub>SSQ</sub>	Supply	DQ ground.
ZQ	Reference	<b>Reference ball for ZQ calibration:</b> This ball is tied to an external 240Ω resistor (RZQ), which is tied to V <sub>SSQ</sub> .
RFU	–	Reserved for future use.
NC	–	<b>No connect:</b> No internal electrical connection is present.
NF	–	<b>No function:</b> May have internal connection present but has no function.


## Package Dimensions


**Figure 7: 78-Ball FBGA – x4, x8 "HX"**



- Notes:
1. All dimensions are in millimeters.
  2. Solder ball material: SAC305 (Pb-free 96.5% Sn, 3% Ag, 0.5% Cu).

**Figure 8: 78-Ball FBGA – x4, x8 "RH"**




**Figure 9: 96-Ball FBGA – x16 "HA"**


Notes:

1. All dimensions are in millimeters.
2. Solder ball material: SAC305 (Pb-free 96.5% Sn, 3% Ag, 0.5% Cu).

**Figure 10: 96-Ball FBGA – x16 "GE"**




**Notes:**

1. All dimensions are in millimeters.
2. Solder ball material: SAC305 (Pb-free 96.5% Sn, 3% Ag, 0.5% Cu).

## State Diagram

This simplified state diagram provides an overview of the possible state transitions and the commands to control them. Situations involving more than one bank, the enabling or disabling of on-die termination, and some other events are not captured in full detail.

**Figure 11: Simplified State Diagram**



**Table 4: State Diagram Command Definitions**

Command	Description
ACT	Active
MPR	Multipurpose register
MRS	Mode register set
PDE	Enter power-down
PDX	Exit power-down
PRE	Precharge
PREA	Precharge all
READ	RD, RDS4, RDS8
READ A	RDA, RDAS4, RDAS8
REF	Refresh, fine granularity refresh
RESET	Start reset procedure
SRE	Self refresh entry
SRX	Self refresh exit
TEN	Boundary scan mode enable
WRITE	WR, WRS4, WRS8 with/without CRC
WRITE A	WRA, WRAS4, WRAS8 with/without CRC
ZQCL	ZQ calibration long
ZQCS	ZQ calibration short

Note: 1. See the Command Truth Table for more details.

## Functional Description

The DDR4 SDRAM is a high-speed dynamic random-access memory internally configured as sixteen banks (4 bank groups with 4 banks for each bank group) for x4/x8 devices, and as eight banks for each bank group (2 bank groups with 4 banks each) for x16 devices. The device uses double data rate (DDR) architecture to achieve high-speed operation. DDR4 architecture is essentially an  $8n$ -prefetch architecture with an interface designed to transfer two data words per clock cycle at the I/O pins. A single read or write access for a device module effectively consists of a single  $8n$ -bit-wide, four-clock-cycle-data transfer at the internal DRAM core and eight corresponding  $n$ -bit-wide, one-half-clock-cycle data transfers at the I/O pins.

Read and write accesses to the device are burst-oriented. Accesses start at a selected location and continue for a burst length of eight or a chopped burst of four in a programmed sequence. Operation begins with the registration of an ACTIVE command, which is then followed by a READ or WRITE command. The address bits registered coincident with the ACTIVE command are used to select the bank and row to be accessed (BG[1:0] select the bank group for x4/x8, and BG0 selects the bank group for x16; BA[1:0] select the bank, and A[17:0] select the row. See the Addressing section for more details). The address bits registered coincident with the READ or WRITE command are used to select the starting column location for the burst operation, determine if the auto PRECHARGE command is to be issued (via A10), and select BC4 or BL8 mode on-the-fly (OTF) (via A12) if enabled in the mode register.

Prior to normal operation, the device must be powered up and initialized in a predefined manner. The following sections provide detailed information covering device reset and initialization, register definition, command descriptions, and device operation.

**NOTE:** The use of the NOP command is allowed only when exiting maximum power saving mode or when entering gear-down mode.

## RESET and Initialization Procedure

To ensure proper device function, the power-up and reset initialization default values for the following mode register (MR) settings are defined as:

- Gear-down mode (MR3 A[3]): 0 = 1/2 rate
- Per-DRAM addressability (MR3 A[4]): 0 = disable
- Maximum power-saving mode (MR4 A[1]): 0 = disable
- CS to command/address latency (MR4 A[8:6]): 000 = disable
- CA parity latency mode (MR5 A[2:0]): 000 = disable
- Hard post package repair mode (MR4 A[13]): 0 = disable
- Soft post package repair mode (MR4 A[5]): 0 = disable

## Power-Up and Initialization Sequence

The following sequence is required for power-up and initialization:

1. Apply power (RESET\_n and TEN should be maintained below  $0.2 \times V_{DD}$  while supplies ramp up; all other inputs may be undefined). When supplies have ramped to a valid stable level, RESET\_n must be maintained below  $0.2 \times V_{DD}$  for a minimum of  $t_{PW\_RESET\_L}$  and TEN must be maintained below  $0.2 \times V_{DD}$  for a minimum of 700 $\mu$ s. CKE is pulled LOW anytime before RESET\_n is de-asserted (minimum time of 10ns). The power voltage ramp time between 300mV to  $V_{DD,min}$  must be no greater than 200ms, and during the ramp,  $V_{DD}$  must be greater than or equal to  $V_{DDQ}$  and  $(V_{DD} - V_{DDQ}) < 0.3V$ .  $V_{PP}$  must ramp at the same time or before  $V_{DD}$ , and  $V_{PP}$  must be equal to or higher than  $V_{DD}$  at all times. After  $V_{DD}$  has ramped and reached the stable level and after RESET\_n goes high, the initialization sequence must be started within 3 seconds. For debug purposes, the 3 second delay limit may be extended to 60 minutes provided the DRAM is operated in this debug mode for no more than 360 cumulative hours.

During power-up, the supply slew rate is governed by the limits stated in the table below and either condition A or condition B listed below must be met.

**Table 5: Supply Power-up Slew Rate**

Symbol	Min	Max	Unit	Comment
$V_{DD\_SL}$ , $V_{DDQ\_SL}$ , $V_{PP\_SL}$	0.004	600	V/ms	Measured between 300mV and 80% of supply minimum
$V_{DD\_ona}$	N/A	200	ms	$V_{DD}$ maximum ramp time from 300mV to $V_{DD}$ minimum
$V_{DDQ\_ona}$	N/A	200	ms	$V_{DDQ}$ maximum ramp time from 300mV to $V_{DDQ}$ minimum

Note: 1. 20 MHz band-limited measurement.

- Condition A:
  - Apply  $V_{PP}$  without any slope reversal before or at the same time as  $V_{DD}$  and  $V_{DDQ}$ .
  - $V_{DD}$  and  $V_{DDQ}$  are driven from a single-power converter output and apply  $V_{DD}/V_{DDQ}$  without any slope reversal before or at the same time as  $V_{TT}$  and  $V_{REFCA}$ .


- The voltage levels on all balls other than  $V_{DD}$ ,  $V_{DDQ}$ ,  $V_{SS}$ , and  $V_{SSQ}$  must be less than or equal to  $V_{DDQ}$  and  $V_{DD}$  on one side and must be greater than or equal to  $V_{SSQ}$  and  $V_{SS}$  on the other side.
  - $V_{TT}$  is limited to 0.76V MAX when the power ramp is complete.
  - $V_{REFCA}$  tracks  $V_{DD}/2$ .
- Condition B:
    - Apply  $V_{PP}$  without any slope reversal before or at the same time as  $V_{DD}$ .
    - Apply  $V_{DD}$  without any slope reversal before or at the same time as  $V_{DDQ}$ .
    - Apply  $V_{DDQ}$  without any slope reversal before or at the same time as  $V_{TT}$  and  $V_{REFCA}$ .
    - The voltage levels on all pins other than  $V_{PP}$ ,  $V_{DD}$ ,  $V_{DDQ}$ ,  $V_{SS}$ , and  $V_{SSQ}$  must be less than or equal to  $V_{DDQ}$  and  $V_{DD}$  on one side and must be larger than or equal to  $V_{SSQ}$  and  $V_{SS}$  on the other side.
2. After RESET\_n is de-asserted, wait for another 500 $\mu$ s but no longer than 3 seconds until CKE becomes active. During this time, the device will start internal state initialization; this will be done independently of external clocks. A reasonable attempt was made in the design to power up with the following default MR settings: gear-down mode (MR3 A[3]): 0 = 1/2 rate; per-DRAM addressability (MR3 A[4]): 0 = disable; maximum power-down (MR4 A[1]): 0 = disable; CS to command/address latency (MR4 A[8:6]): 000 = disable; CA parity latency mode (MR5 A[2:0]): 000 = disable. However, it should be assumed that at power up the MR settings are undefined and should be programmed as shown below.
  3. Clocks (CK\_t, CK\_c) need to be started and stabilized for at least 10ns or 5  $t_{CK}$  (whichever is larger) before CKE goes active. Because CKE is a synchronous signal, the corresponding setup time to clock ( $t_{IS}$ ) must be met. Also, a DESELECT command must be registered (with  $t_{IS}$  setup time to clock) at clock edge Td. After the CKE is registered HIGH after RESET, CKE needs to be continuously registered HIGH until the initialization sequence is finished, including expiration of  $t_{DLLK}$  and  $t_{ZQinit}$ .
  4. The device keeps its ODT in High-Z state as long as RESET\_n is asserted. Further, the SDRAM keeps its ODT in High-Z state after RESET\_n de-assertion until CKE is registered HIGH. The ODT input signal may be in an undefined state until  $t_{IS}$  before CKE is registered HIGH. When CKE is registered HIGH, the ODT input signal may be statically held either LOW or HIGH. If  $R_{TT(NOM)}$  is to be enabled in MR1, the ODT input signal must be statically held LOW. In all cases, the ODT input signal remains static until the power-up initialization sequence is finished, including the expiration of  $t_{DLLK}$  and  $t_{ZQinit}$ .
  5. After CKE is registered HIGH, wait a minimum of RESET CKE EXIT time,  $t_{XPR}$ , before issuing the first MRS command to load mode register ( $t_{XPR} = \text{MAX } (t_{XS}, 5 \times t_{CK})$ ).
  6. Issue MRS command to load MR3 with all application settings, wait  $t_{MRD}$ .
  7. Issue MRS command to load MR6 with all application settings, wait  $t_{MRD}$ .
  8. Issue MRS command to load MR5 with all application settings, wait  $t_{MRD}$ .
  9. Issue MRS command to load MR4 with all application settings, wait  $t_{MRD}$ .
  10. Issue MRS command to load MR2 with all application settings, wait  $t_{MRD}$ .
  11. Issue MRS command to load MR1 with all application settings, wait  $t_{MRD}$ .
  12. Issue MRS command to load MR0 with all application settings, wait  $t_{MOD}$ .
  13. Issue a ZQCL command to start ZQ calibration.
  14. Wait for  $t_{DLLK}$  and  $t_{ZQinit}$  to complete.

15. The device will be ready for normal operation. Once the DRAM has been initialized, if the DRAM is in an idle state longer than 960ms, then either (a) REF commands must be issued within  $t_{REFI}$  constraints (specification for posting allowed) or (b) CKE or CS\_n must toggle once within every 960ms interval of idle time. For debug purposes, the 960ms delay limit maybe extended to 60 minutes provided the DRAM is operated in this debug mode for no more than 360 cumulative hours.

A stable valid  $V_{DD}$  level is a set DC level (0Hz to 250 KHz) and must be no less than  $V_{DD,min}$  and no greater than  $V_{DD,max}$ . If the set DC level is altered anytime after initialization, the DLL reset and calibrations must be performed again after the new set DC level is stable. AC noise of  $\pm 60mV$  (greater than 250 KHz) is allowed on  $V_{DD}$  provided the noise doesn't alter  $V_{DD}$  to less than  $V_{DD,min}$  or greater than  $V_{DD,max}$ .

A stable valid  $V_{DDQ}$  level is a set DC level (0Hz to 250 KHz) and must be no less than  $V_{DDQ,min}$  and no greater than  $V_{DDQ,max}$ . If the set DC level is altered anytime after initialization, the DLL reset and calibrations must be performed again after the new set DC level is stable. AC noise of  $\pm 60mV$  (greater than 250 KHz) is allowed on  $V_{DDQ}$  provided the noise doesn't alter  $V_{DDQ}$  to less than  $V_{DDQ,min}$  or greater than  $V_{DDQ,max}$ .

A stable valid  $V_{PP}$  level is a set DC level (0Hz to 250 KHz) and must be no less than  $V_{PP,min}$  and no greater than  $V_{PP,max}$ . If the set DC level is altered anytime after initialization, the DLL reset and calibrations must be performed again after the new set DC level is stable. AC noise of  $\pm 120mV$  (greater than 250KHz) is allowed on  $V_{PP}$  provided the noise doesn't alter  $V_{PP}$  to less than  $V_{PP,min}$  or greater than  $V_{PP,max}$ .

**Figure 12: RESET and Initialization Sequence at Power-On Ramping**



- Notes:**
1. From time point Td until Tk, a DES command must be applied between MRS and ZQCL commands.
  2. MRS commands must be issued to all mode registers that have defined settings.
  3. In general, there is no specific sequence for setting the MRS locations (except for dependent or co-related features, such as ENABLE DLL in MR1 prior to RESET DLL in MR0, for example).
  4. TEN is not shown; however, it is assumed to be held LOW.

## RESET Initialization with Stable Power Sequence

The following sequence is required for RESET at no power interruption initialization:

1. Assert RESET\_n below  $0.2 \times V_{DD}$  any time reset is needed (all other inputs may be undefined). RESET must be maintained for a minimum of 100ns. CKE is pulled LOW before RESET\_n is de-asserted (minimum time 10ns).
2. Follow Steps 2 to 10 in the Reset and Initialization Sequence at Power-on Ramping procedure.

When the reset sequence is complete, all counters except the refresh counters have been reset and the device is ready for normal operation.

**Figure 13: RESET Procedure at Power Stable Condition**


- Notes:
- From time point Td until Tk, a DES command must be applied between MRS and ZQCL commands.
  - MRS commands must be issued to all mode registers that have defined settings.
  - In general, there is no specific sequence for setting the MRS locations (except for dependent or co-related features, such as ENABLE DLL in MR1 prior to RESET DLL in MR0, for example).
  - TEN is not shown; however, it is assumed to be held LOW.

## Uncontrolled Power-Down Sequence

In the event of an uncontrolled ramping down of  $V_{PP}$  supply,  $V_{PP}$  is allowed to be less than  $V_{DD}$  provided the following conditions are met:

- Condition A:  $V_{PP}$  and  $V_{DD}/V_{DDQ}$  are ramping down (as part of turning off) from normal operating levels.
- Condition B: The amount that  $V_{PP}$  may be less than  $V_{DD}/V_{DDQ}$  is less than or equal to 500mV.
- Condition C: The time  $V_{PP}$  may be less than  $V_{DD}$  is  $\leq 10ms$  per occurrence with a total accumulated time in this state  $\leq 100ms$ .

- Condition D: The time  $V_{PP}$  may be less than 2.0V and above  $V_{SS}$  while turning off is  $\leq 15\text{ms}$  per occurrence with a total accumulated time in this state  $\leq 150\text{ms}$ .

## Programming Mode Registers


For application flexibility, various functions, features, and modes are programmable in seven mode registers ( $MR_n$ ) provided by the device as user defined variables that must be programmed via a MODE REGISTER SET (MRS) command. Because the default values of the mode registers are not defined, contents of mode registers must be fully initialized and/or re-initialized; that is, they must be written after power-up and/or reset for proper operation. The contents of the mode registers can be altered by re-executing the MRS command during normal operation. When programming the mode registers, even if the user chooses to modify only a sub-set of the MRS fields, all address fields within the accessed mode register must be redefined when the MRS command is issued. MRS and DLL RESET commands do not affect array contents, which means these commands can be executed any time after power-up without affecting the array contents.

The MRS command cycle time,  $t_{MRD}$ , is required to complete the WRITE operation to the mode register and is the minimum time required between the two MRS commands shown in the  $t_{MRD}$  Timing figure.

Some of the mode register settings affect address/command/control input functionality. In these cases, the next MRS command can be allowed when the function being updated by the current MRS command is completed. These MRS commands don't apply  $t_{MRD}$  timing to the next MRS command; however, the input cases have unique MR setting procedures, so refer to individual function descriptions:

- Gear-down mode
- Per-DRAM addressability
- Maximum power saving mode
- CS to command/address latency
- CA parity latency mode
- $V_{REFDQ}$  training value
- $V_{REFDQ}$  training mode
- $V_{REFDQ}$  training range

Some mode register settings may not be supported because they are not required by certain speed bins.

**Figure 14: tMRD Timing**


Notes: 1. This timing diagram depicts CA parity mode "disabled" case.

2. tMRD applies to all MRS commands with the following exceptions:

Gear-down mode


CA parity mode

CAL mode

Per-DRAM addressability mode

$V_{REFDQ}$  training value,  $V_{REFDQ}$  training mode, and  $V_{REFDQ}$  training range

The MRS command to nonMRS command delay, tMOD, is required for the DRAM to update features, except for those noted in note 2 in figure below where the individual function descriptions may specify a different requirement. tMOD is the minimum time required from an MRS command to a nonMRS command, excluding DES, as shown in the tMOD Timing figure.

**Figure 15: tMOD Timing**


Notes: 1. This timing diagram depicts CA parity mode "disabled" case.

2. tMOD applies to all MRS commands with the following exceptions:

DLL enable, DLL RESET, Gear-down mode

$V_{REFDQ}$  training value, internal  $V_{REF}$  training monitor,  $V_{REFDQ}$  training mode, and  $V_{REFDQ}$  training range

Maximum power savings mode , Per-DRAM addressability mode, and CA parity mode

The mode register contents can be changed using the same command and timing requirements during normal operation as long as the device is in idle state; that is, all banks are in the precharged state with  $t_{RP}$  satisfied, all data bursts are completed, and CKE is HIGH prior to writing into the mode register. If the  $R_{TT(NOM)}$  feature is enabled in the mode register prior to and/or after an MRS command, the ODT signal must continuously be registered LOW, ensuring  $R_{TT}$  is in an off state prior to the MRS command. The ODT signal may be registered HIGH after  $t_{MOD}$  has expired. If the  $R_{TT(NOM)}$  feature is disabled in the mode register prior to and after an MRS command, the ODT signal can be registered either LOW or HIGH before, during, and after the MRS command. The mode registers are divided into various fields depending on functionality and modes.

In some mode register setting cases, function updating takes longer than  $t_{MOD}$ . This type of MRS does not apply  $t_{MOD}$  timing to the next valid command, excluding DES. These MRS command input cases have unique MR setting procedures, so refer to individual function descriptions.

## Mode Register 0

Mode register 0 (MR0) controls various device operating modes as shown in the following register definition table. Not all settings listed may be available on a die; only settings required for speed bin support are available. MR0 is written by issuing the MRS command while controlling the states of the BGx, BAx, and Ax address pins. The mapping of address pins during the MRS command is shown in the following MR0 Register Definition table.

**Table 6: Address Pin Mapping**

Address bus	BG1	BG0	BA1	BA0	A17	RAS_n	CAS_n	WE_n	A13	A12	A11	A10	A9	A8	A7	A6	A5	A4	A3	A2	A1	A0
Mode register	21	20	19	18	17	-	-	-	13	12	11	10	9	8	7	6	5	4	3	2	1	0

Note: 1. RAS\_n, CAS\_n, and WE\_n must be LOW during MODE REGISTER SET command.

**Table 7: MR0 Register Definition**

Mode Register	Description
21	<b>RFU</b> 0 = Must be programmed to 0 1 = Reserved
20:18	<b>MR select</b> <b>000 = MR0</b> 001 = MR1 010 = MR2 011 = MR3 100 = MR4 101 = MR5 110 = MR6 111 = DNU
17	<b>N/A on 4Gb and 8Gb, RFU</b> 0 = Must be programmed to 0 1 = Reserved
13,11:9	<b>WR (WRITE recovery)/RTP (READ-to-PRECHARGE)</b> 0000 = 10 / 5 clocks <sup>1</sup> 0001 = 12 / 6 clocks 0010 = 14 / 7 clocks <sup>1</sup> 0011 = 16 / 8 / clocks 0100 = 18 / 9 clocks <sup>1</sup> 0101 = 20 / 10 clocks 0110 = 24 / 12 clocks 0111 = 22 / 11 clocks <sup>1</sup> 1000 = 26 / 13 clocks <sup>1</sup> 1001 = 28 / 14 clocks <sup>2</sup> 1010 through 1111 = Reserved

**Table 7: MR0 Register Definition (Continued)**

<b>Mode Register</b>	<b>Description</b>
8	<b>DLL reset</b> 0 = No 1 = Yes
7	<b>Test mode (TM) – Manufacturer use only</b> 0 = Normal operating mode, must be programmed to 0
12, 6:4, 2	<b>CAS latency (CL) – Delay in clock cycles from the internal READ command to first data-out</b> 00000 = 9 clocks <sup>1</sup> 00001 = 10 clocks 00010 = 11 clocks <sup>1</sup> 00011 = 12 clocks 00100 = 13 clocks <sup>1</sup> 00101 = 14 clocks 00110 = 15 clocks <sup>1</sup> 00111 = 16 clocks 01000 = 18 clocks 01001 = 20 clocks 01010 = 22 clocks 01011 = 24 clocks 01100 = 23 clocks <sup>1</sup> 01101 = 17 clocks <sup>1</sup> 01110 = 19 clocks <sup>1</sup> 01111 = 21 clocks <sup>1</sup> 10000 = 25 clocks (3DS use only) 10001 = 26 clocks 10010 = 27 clocks (3DS use only) 10011 = 28 clocks 10100 = 29 clocks <sup>1</sup> 10101 = 30 clocks 10110 = 31 clocks <sup>1</sup> 10111 = 32 clocks
3	<b>Burst type (BT) – Data burst ordering within a READ or WRITE burst access</b> 0 = Nibble sequential 1 = Interleave
1:0	<b>Burst length (BL) – Data burst size associated with each read or write access</b> 00 = BL8 (fixed) 01 = BC4 or BL8 (on-the-fly) 10 = BC4 (fixed) 11 = Reserved

- Notes:
1. Not allowed when 1/4 rate gear-down mode is enabled.
  2. If WR requirement exceeds 28 clocks or RTP exceeds 14 clocks, WR should be set to 28 clocks and RTP should be set to 14 clocks.

## Burst Length, Type, and Order

Accesses within a given burst may be programmed to sequential or interleaved order. The ordering of accesses within a burst is determined by the burst length, burst type, and the starting column address as shown in the following table. Burst length options include fixed BC4, fixed BL8, and on-the-fly (OTF), which allows BC4 or BL8 to be selected coincidentally with the registration of a READ or WRITE command via A12/BC\_n.

**Table 8: Burst Type and Burst Order**

Note 1 applies to the entire table

Burst Length	READ/WRITE	Starting Column Address (A[2, 1, 0])	Burst Type = Sequential (Decimal)	Burst Type = Interleaved (Decimal)	Notes
BC4	READ	0 0 0	0, 1, 2, 3, T, T, T, T	0, 1, 2, 3, T, T, T, T	2, 3
		0 0 1	1, 2, 3, 0, T, T, T, T	1, 0, 3, 2, T, T, T, T	2, 3
		0 1 0	2, 3, 0, 1, T, T, T, T	2, 3, 0, 1, T, T, T, T	2, 3
		0 1 1	3, 0, 1, 2, T, T, T, T	3, 2, 1, 0, T, T, T, T	2, 3
		1 0 0	4, 5, 6, 7, T, T, T, T	4, 5, 6, 7, T, T, T, T	2, 3
		1 0 1	5, 6, 7, 4, T, T, T, T	5, 4, 7, 6, T, T, T, T	2, 3
		1 1 0	6, 7, 4, 5, T, T, T, T	6, 7, 4, 5, T, T, T, T	2, 3
		1 1 1	7, 4, 5, 6, T, T, T, T	7, 6, 5, 4, T, T, T, T	2, 3
	WRITE	0, V, V	0, 1, 2, 3, X, X, X, X	0, 1, 2, 3, X, X, X, X	2, 3
		1, V, V	4, 5, 6, 7, X, X, X, X	4, 5, 6, 7, X, X, X, X	2, 3
BL8	READ	0 0 0	0, 1, 2, 3, 4, 5, 6, 7	0, 1, 2, 3, 4, 5, 6, 7	
		0 0 1	1, 2, 3, 0, 5, 6, 7, 4	1, 0, 3, 2, 5, 4, 7, 6	
		0 1 0	2, 3, 0, 1, 6, 7, 4, 5	2, 3, 0, 1, 6, 7, 4, 5	
		0 1 1	3, 0, 1, 2, 7, 4, 5, 6	3, 2, 1, 0, 7, 6, 5, 4	
		1 0 0	4, 5, 6, 7, 0, 1, 2, 3	4, 5, 6, 7, 0, 1, 2, 3	
		1 0 1	5, 6, 7, 4, 1, 2, 3, 0	5, 4, 7, 6, 1, 0, 3, 2	
		1 1 0	6, 7, 4, 5, 2, 3, 0, 1	6, 7, 4, 5, 2, 3, 0, 1	
		1 1 1	7, 4, 5, 6, 3, 0, 1, 2	7, 6, 5, 4, 3, 2, 1, 0	
	WRITE	V, V, V	0, 1, 2, 3, 4, 5, 6, 7	0, 1, 2, 3, 4, 5, 6, 7	3

- Notes:
- 0...7 bit number is the value of CA[2:0] that causes this bit to be the first read during a burst.
  - When setting burst length to BC4 (fixed) in MR0, the internal WRITE operation starts two clock cycles earlier than for the BL8 mode, meaning the starting point for tWR and tWTR will be pulled in by two clocks. When setting burst length to OTF in MR0, the internal WRITE operation starts at the same time as a BL8 (even if BC4 was selected during column time using A12/BC4\_n) meaning that if the OTF MR0 setting is used, the starting point for tWR and tWTR will not be pulled in by two clocks as described in the BC4 (fixed) case.
  - T = Output driver for data and strobes are in High-Z.  
V = Valid logic level (0 or 1), but respective buffer input ignores level on input pins.  
X = "Don't Care."

## CAS Latency

The CAS latency (CL) setting is defined in the MR0 Register Definition table. CAS latency is the delay, in clock cycles, between the internal READ command and the availability of the first bit of output data. The device does not support half-clock latencies. The overall read latency (RL) is defined as additive latency (AL) + CAS latency (CL):  $RL = AL + CL$ .

## Test Mode

The normal operating mode is selected by MR0[7] and all other bits set to the desired values shown in the MR0 Register Definition table. Programming MR0[7] to a value of 1 places the device into a DRAM manufacturer-defined test mode to be used only by the manufacturer, not by the end user. No operations or functionality is specified if MR0[7] = 1.

## Write Recovery(WR)/READ-to-PRECHARGE

The programmed write recovery (WR) value is used for the auto precharge feature along with  $t_{RP}$  to determine  $t_{DAL}$ . WR for auto precharge (MIN) in clock cycles is calculated by dividing  $t_{WR}$  (in ns) by  $t_{CK}$  (in ns) and rounding up to the next integer:  $WR \text{ (MIN)} \text{ cycles} = \text{roundup}(\frac{t_{WR}[\text{ns}]}{t_{CK}[\text{ns}]})$ . The WR value must be programmed to be equal to or larger than  $t_{WR}$  (MIN). When both DM and write CRC are enabled in the mode register, the device calculates CRC before sending the write data into the array;  $t_{WR}$  values will change when enabled. If there is a CRC error, the device blocks the WRITE operation and discards the data.

Internal READ-to-PRECHARGE (RTP) command delay for auto precharge (MIN) in clock cycles is calculated by dividing  $t_{RTP}$  (in ns) by  $t_{CK}$  (in ns) and rounding up to the next integer:  $RTP \text{ (MIN)} \text{ cycles} = \text{roundup}(\frac{t_{RTP}[\text{ns}]}{t_{CK}[\text{ns}]})$ . The RTP value in the mode register must be programmed to be equal to or larger than RTP (MIN). The programmed RTP value is used with  $t_{RP}$  to determine the ACT timing to the same bank.

## DLL RESET

The DLL reset bit is self-clearing, meaning that it returns to the value of 0 after the DLL RESET function has been issued. After the DLL is enabled, a subsequent DLL RESET should be applied. Any time the DLL RESET function is used,  $t_{DLLK}$  must be met before functions requiring the DLL can be used, such as READ commands or synchronous ODT operations, for example,).

## Mode Register 1

Mode register 1 (MR1) controls various device operating modes as shown in the following register definition table. Not all settings listed may be available on a die; only settings required for speed bin support are available. MR1 is written by issuing the MRS command while controlling the states of the BGx, BAx, and Ax address pins. The mapping of address pins during the MRS command is shown in the following MR1 Register Definition table.

**Table 9: Address Pin Mapping**

Address bus	BG1	BG0	BA1	BA0	A17	RAS_n	CAS_n	WE_n	A13	A12	A11	A10	A9	A8	A7	A6	A5	A4	A3	A2	A1	A0
Mode register	21	20	19	18	17	-	-	-	13	12	11	10	9	8	7	6	5	4	3	2	1	0

Note: 1. RAS\_n, CAS\_n, and WE\_n must be LOW during MODE REGISTER SET command.

**Table 10: MR1 Register Definition**

Mode Register	Description
21	<b>RFU</b> 0 = Must be programmed to 0 1 = Reserved
20:18	<b>MR select</b> 000 = MR0 <b>001 = MR1</b> 010 = MR2 011 = MR3 100 = MR4 101 = MR5 110 = MR6 111 = DNU
17	<b>N/A on 4Gb and 8Gb, RFU</b> 0 = Must be programmed to 0 1 = Reserved
12	<b>Data output disable (Qoff) – Output buffer disable</b> 0 = Enabled (normal operation) 1 = Disabled (both ODI and R <sub>TT</sub> )
11	<b>Termination data strobe (TDQS) – Additional termination pins (x8 configuration only)</b> 0 = TDQS disabled 1 = TDQS enabled

**Table 10: MR1 Register Definition (Continued)**

Mode Register	Description
10, 9, 8	<b>Nominal ODT (<math>R_{TT(NOM)}</math>) – Data bus termination setting</b> 000 = $R_{TT(NOM)}$ disabled 001 = RZQ/4 (60 ohm) 010 = RZQ/2 (120 ohm) 011 = RZQ/6 (40 ohm) 100 = RZQ/1 (240 ohm) 101 = RZQ/5 (48 ohm) 110 = RZQ/3 (80 ohm) 111 = RZQ/7 (34 ohm)
7	<b>Write leveling (WL) – Write leveling mode</b> 0 = Disabled (normal operation) 1 = Enabled (enter WL mode)
13, 6, 5	<b>DQ RX EQ</b> Default = 000; Must be programmed to 000 unless otherwise stated 001 = Reserved 010 = Reserved 011 = Reserved 100 = Reserved 101 = Reserved 110 = Reserved 111 = Reserved
4, 3	<b>Additive latency (AL) – Command additive latency setting</b> 00 = 0 (AL disabled) 01 = CL - 1 <sup>1</sup> 10 = CL - 2 11 = Reserved
2, 1	<b>Output driver impedance (ODI) – Output driver impedance setting</b> 00 = RZQ/7 (34 ohm) 01 = RZQ/5 (48 ohm) 10 = Reserved (Although not JEDEC-defined and not tested, this setting will provide RZQ/6 or 40 ohm) 11 = Reserved
0	<b>DLL enable – DLL enable feature</b> 0 = DLL disabled 1 = DLL enabled (normal operation)

Note: 1. Not allowed when 1/4 rate gear-down mode is enabled.

## DLL Enable/DLL Disable

The DLL must be enabled for normal operation and is required during power-up initialization and upon returning to normal operation after having the DLL disabled. During normal operation (DLL enabled with MR1[0]) the DLL is automatically disabled when entering the SELF REFRESH operation and is automatically re-enabled upon exit of the SELF REFRESH operation. Any time the DLL is enabled and subsequently reset, 'DLLK clock cycles must occur before a READ or SYNCHRONOUS ODT command can be issued to allow time for the internal clock to be synchronized with the external clock. Fail-

ing to wait for synchronization to occur may result in a violation of the  $t_{DQSCK}$ ,  $t_{AON}$ , or  $t_{AOF}$  parameters.

During  $t_{DLLK}$ , CKE must continuously be registered HIGH. The device does not require DLL for any WRITE operation, except when  $R_{TT(WR)}$  is enabled and the DLL is required for proper ODT operation.

The direct ODT feature is not supported during DLL off mode. The ODT resistors must be disabled by continuously registering the ODT pin LOW and/or by programming the  $R_{TT(NOM)}$  bits MR1[9,6,2] = 000 via an MRS command during DLL off mode.

The dynamic ODT feature is not supported in DLL off mode; to disable dynamic ODT externally, use the MRS command to set  $R_{TT(WR)}$ , MR2[10:9] = 00.

## Output Driver Impedance Control

The output driver impedance of the device is selected by MR1[2,1], as shown in the MR1 Register Definition table.

### ODT $R_{TT(NOM)}$ Values

The device is capable of providing three different termination values:  $R_{TT(Park)}$ ,  $R_{TT(NOM)}$ , and  $R_{TT(WR)}$ . The nominal termination value,  $R_{TT(NOM)}$ , is programmed in MR1. A separate value,  $R_{TT(WR)}$ , may be programmed in MR2 to enable a unique  $R_{TT}$  value when ODT is enabled during WRITE operations. The  $R_{TT(WR)}$  value can be applied during WRITE commands even when  $R_{TT(NOM)}$  is disabled. A third  $R_{TT}$  value,  $R_{TT(Park)}$ , is programmed in MR5.  $R_{TT(Park)}$  provides a termination value when the ODT signal is LOW.

## Additive Latency

The ADDITIVE LATENCY (AL) operation is supported to make command and data buses efficient for sustainable bandwidths in the device. In this operation, the device allows a READ or WRITE command (either with or without auto precharge) to be issued immediately after the ACTIVATE command. The command is held for the time of AL before it is issued inside the device. READ latency (RL) is controlled by the sum of the AL and CAS latency (CL) register settings. WRITE latency (WL) is controlled by the sum of the AL and CAS WRITE latency (CWL) register settings.

**Table 11: Additive Latency (AL) Settings**

A4	A3	AL
0	0	0 (AL disabled)
0	1	CL - 1
1	0	CL - 2
1	1	Reserved

Note: 1. AL has a value of CL - 1 or CL - 2 based on the CL values programmed in the MR0 register.

## DQ RX EQ

These settings are reserved for DQ Equalization functionality.

## Write Leveling

For better signal integrity, the device uses fly-by topology for the commands, addresses, control signals, and clocks. Fly-by topology benefits from a reduced number of stubs and their lengths, but it causes flight-time skew between clock and strobe at every DRAM on the DIMM. This makes it difficult for the controller to maintain  $t_{DQSS}$ ,  $t_{DSS}$ , and  $t_{DSH}$  specifications. Therefore, the device supports a write leveling feature that allows the controller to compensate for skew.

## Output Disable

The device outputs may be enabled/disabled by MR1[12] as shown in the MR1 Register Definition table. When MR1[12] is enabled (MR1[12] = 1) all output pins (such as DQ and DQS) are disconnected from the device, which removes any loading of the output drivers. For example, this feature may be useful when measuring module power. For normal operation, set MR1[12] to 0.

## Termination Data Strobe

Termination data strobe (TDQS) is a feature of the x8 device and provides additional termination resistance outputs that may be useful in some system configurations. Because this function is available only in a x8 configuration, it must be disabled for x4 and x16 configurations.

While TDQS is not supported in x4 or x16 configurations, the same termination resistance function that is applied to the TDQS pins is applied to the DQS pins when enabled via the mode register.

The TDQS, DBI, and DATA MASK (DM) functions share the same pin. When the TDQS function is enabled via the mode register, the DM and DBI functions are not supported. When the TDQS function is disabled, the DM and DBI functions can be enabled separately.

**Table 12: TDQS Function Matrix**

TDQS	Data Mask (DM)	WRITE DBI	READ DBI
Disabled	Enabled	Disabled	Enabled or disabled
	Disabled	Enabled	Enabled or disabled
	Disabled	Disabled	Enabled or disabled
Enabled	Disabled	Disabled	Disabled

## Mode Register 2

Mode register 2 (MR2) controls various device operating modes as shown in the following register definition table. Not all settings listed may be available on a die; only settings required for speed bin support are available. MR2 is written by issuing the MRS command while controlling the states of the BGx, BAx, and Ax address pins. The mapping of address pins during the MRS command is shown in the following MR2 Register Definition table.

**Table 13: Address Pin Mapping**

Address bus	BG1	BG0	BA1	BA0	A17	RAS_n	CAS_n	WE_n	A13	A12	A11	A10	A9	A8	A7	A6	A5	A4	A3	A2	A1	A0
Mode register	21	20	19	18	17	-	-	-	13	12	11	10	9	8	7	6	5	4	3	2	1	0

Note: 1. RAS\_n, CAS\_n, and WE\_n must be LOW during MODE REGISTER SET command.

**Table 14: MR2 Register Definition**

Mode Register	Description
21	<b>RFU</b> 0 = Must be programmed to 0 1 = Reserved
20:18	<b>MR select</b> 000 = MR0 001 = MR1 <b>010 = MR2</b> 011 = MR3 100 = MR4 101 = MR5 110 = MR6 111 = DNU
17	<b>N/A on 4Gb and 8Gb, RFU</b> 0 = Must be programmed to 0 1 = Reserved
13	<b>RFU</b> 0 = Must be programmed to 0 1 = Reserved
12	<b>WRITE data bus CRC</b> 0 = Disabled 1 = Enabled

**Table 14: MR2 Register Definition (Continued)**

<b>Mode Register</b>	<b>Description</b>
11:9	<p><b>Dynamic ODT (<math>R_{TT(WR)}</math>) – Data bus termination setting during WRITES</b></p> <p>000 = <math>R_{TT(WR)}</math> disabled (WRITE does not affect <math>R_{TT}</math> value)      001 = RZQ/2 (120 ohm)      010 = RZQ/1 (240 ohm)      011 = High-Z      100 = RZQ/3 (80 ohm)      101 = Reserved      110 = Reserved      111 = Reserved</p>
7:6	<p><b>Low-power auto self refresh (LPASR) – Mode summary</b></p> <p>00 = Manual mode - Normal operating temperature range (<math>T_C</math>: 0°C–85°C)      01 = Manual mode - Reduced operating temperature range (<math>T_C</math>: 0°C–45°C)      10 = Manual mode - Extended operating temperature range (<math>T_C</math>: 0°C–95°C)      11 = ASR mode - Automatically switching among all modes</p>
5:3	<p><b>CAS WRITE latency (CWL) – Delay in clock cycles from the internal WRITE command to first data-in 1<sup>t</sup>CK WRITE preamble</b></p> <p>000 = 9 (DDR4-1600)<sup>1</sup>      001 = 10 (DDR4-1866)      010 = 11 (DDR4-2133/1600)<sup>1</sup>      011 = 12 (DDR4-2400/1866)      100 = 14 (DDR4-2666/2133)      101 = 16 (DDR4-2933,3200/2400)      110 = 18 (DDR4-2666)      111 = 20 (DDR4-2933, 3200)</p> <p><b>CAS WRITE latency (CWL) – Delay in clock cycles from the internal WRITE command to first data-in 2<sup>t</sup>CK WRITE preamble</b></p> <p>000 = N/A      001 = N/A      010 = N/A      011 = N/A      100 = 14 (DDR4-2400)      101 = 16 (DDR4-2666/2400)      110 = 18 (DDR4-2933, 3200/2666)      111 = 20 (DDR4-2933, 3200)</p>
8, 2	<p><b>RFU</b></p> <p>0 = Must be programmed to 0      1 = Reserved</p>
1:0	<p><b>RFU</b></p> <p>0 = Must be programmed to 0      1 = Reserved</p>

Note: 1. Not allowed when 1/4 rate gear-down mode is enabled.

## CAS WRITE Latency

CAS WRITE latency (CWL) is defined by MR2[5:3] as shown in the MR2 Register Definition table. CWL is the delay, in clock cycles, between the internal WRITE command and the availability of the first bit of input data. The device does not support any half-clock latencies. The overall WRITE latency (WL) is defined as additive latency (AL) + parity latency (PL) + CAS WRITE latency (CWL):  $WL = AL + PL + CWL$ .

## Low-Power Auto Self Refresh

Low-power auto self refresh (LPASR) is supported in the device. Applications requiring SELF REFRESH operation over different temperature ranges can use this feature to optimize the  $I_{DD6}$  current for a given temperature range as specified in the MR2 Register Definition table.

## Dynamic ODT

In certain applications and to further enhance signal integrity on the data bus, it is desirable to change the termination strength of the device without issuing an MRS command. This may be done by configuring the dynamic ODT ( $R_{TT(WR)}$ ) settings in MR2[11:9]. In write leveling mode, only  $R_{TT(NOM)}$  is available.

## Write Cyclic Redundancy Check Data Bus

The write cyclic redundancy check (CRC) data bus feature during writes has been added to the device. When enabled via the mode register, the data transfer size goes from the normal 8-bit (BL8) frame to a larger 10-bit UI frame, and the extra two UIs are used for the CRC information.

## Mode Register 3

Mode register 3 (MR3) controls various device operating modes as shown in the following register definition table. Not all settings listed may be available on a die; only settings required for speed bin support are available. MR3 is written by issuing the MRS command while controlling the states of the BGx, BAx, and Ax address pins. The mapping of address pins during the MRS command is shown in the following MR3 Register Definition table.

**Table 15: Address Pin Mapping**

Address bus	BG1	BG0	BA1	BA0	A17	RAS_n	CAS_n	WE_n	A13	A12	A11	A10	A9	A8	A7	A6	A5	A4	A3	A2	A1	A0
Mode register	21	20	19	18	17	-	-	-	13	12	11	10	9	8	7	6	5	4	3	2	1	0

Note: 1. RAS\_n, CAS\_n, and WE\_n must be LOW during MODE REGISTER SET command.

**Table 16: MR3 Register Definition**

Mode Register	Description
21	<b>RFU</b> 0 = Must be programmed to 0 1 = Reserved
20:18	<b>MR select</b> 000 = MR0 001 = MR1 010 = MR2 <b>011 = MR3</b> 100 = MR4 101 = MR5 110 = MR6 111 = DNU
17	<b>N/A on 4Gb and 8Gb, RFU</b> 0 = Must be programmed to 0 1 = Reserved
13	<b>RFU</b> 0 = Must be programmed to 0 1 = Reserved
12:11	<b>Multipurpose register (MPR) – Read format</b> 00 = Serial 01 = Parallel 10 = Staggered 11 = Reserved
10:9	<b>WRITE CMD latency when CRC/DM enabled</b> 00 = 4CK (DDR4-1600) 01 = 5CK (DDR4-1866/2133/2400/2666) 10 = 6CK (DDR4-2933/3200) 11 = Reserved

**Table 16: MR3 Register Definition (Continued)**

<b>Mode Register</b>	<b>Description</b>
8:6	<b>Fine granularity refresh mode</b> 000 = Normal mode (fixed 1x) 001 = Fixed 2x 010 = Fixed 4x 011 = Reserved 100 = Reserved 101 = On-the-fly 1x/2x 110 = On-the-fly 1x/4x 111 = Reserved
5	<b>Temperature sensor status</b> 0 = Disabled 1 = Enabled
4	<b>Per-DRAM addressability</b> 0 = Normal operation (disabled) 1 = Enable
3	<b>Gear-down mode – Ratio of internal clock to external data rate</b> 0 = [1:1]; (1/2 rate data) 1 = [2:1]; (1/4 rate data)
2	<b>Multipurpose register (MPR) access</b> 0 = Normal operation 1 = Data flow from MPR
1:0	<b>MPR page select</b> 00 = Page 0 01 = Page 1 10 = Page 2 11 = Page 3 (restricted for DRAM manufacturer use only)

## Multipurpose Register

The multipurpose register (MPR) is used for several features:

- Readout of the contents of the MRn registers
- WRITE and READ system patterns used for data bus calibration
- Readout of the error frame when the command address parity feature is enabled

To enable MPR, issue an MRS command to MR3[2] = 1. MR3[12:11] define the format of read data from the MPR. Prior to issuing the MRS command, all banks must be in the idle state (all banks precharged and tRP met). After MPR is enabled, any subsequent RD or RDA commands will be redirected to a specific mode register.

The mode register location is specified with the READ command using address bits. The MR is split into upper and lower halves to align with a burst length limitation of 8. Power-down mode, SELF REFRESH, and any other nonRD/RDA or nonWR/WRA commands are not allowed during MPR mode. The RESET function is supported during MPR mode, which requires device re-initialization.

## WRITE Command Latency When CRC/DM is Enabled

The WRITE command latency (WCL) must be set when both write CRC and DM are enabled for write CRC persistent mode. This provides the extra time required when completing a WRITE burst when write CRC and DM are enabled. This means at data rates less than or equal to 1600 MT/s then 4nCK is used, 5nCK or 6nCK are not allowed; at data rates greater than 1600 MT/s and less than or equal to 2666 MT/s then 5nCK is used, 4nCK or 6nCK are not allowed; and at data rates greater than 2666 MT/s and less than or equal to 3200 MT/s then 6nCK is used; 4nCK or 5nCK are not allowed.

## Fine Granularity Refresh Mode

This mode had been added to DDR4 to help combat the performance penalty due to refresh lockout at high densities. Shortening tRFC and increasing cycle time allows more accesses to the chip and can produce higher bandwidth.

## Temperature Sensor Status

This mode directs the DRAM to update the temperature sensor status at MPR Page 2, MPRO0 [4,3]. The temperature sensor setting should be updated within 32ms; when an MPR read of the temperature sensor status bits occurs, the temperature sensor status should be no older than 32ms.

## Per-DRAM Addressability

This mode allows commands to be masked on a per device basis providing any device in a rank (devices sharing the same command and address signals) to be programmed individually. As an example, this feature can be used to program different ODT or V<sub>REF</sub> values on DRAM devices within a given rank.

## Gear-Down Mode

The device defaults in 1/2 rate (1N) clock mode and uses a low frequency MRS command followed by a sync pulse to align the proper clock edge for operating the control lines CS\_n, CKE, and ODT when in 1/4 rate (2N) mode. For operation in 1/2 rate mode, no MRS command or sync pulse is required.

## Mode Register 4

Mode register 4 (MR4) controls various device operating modes as shown in the following register definition table. Not all settings listed may be available on a die; only settings required for speed bin support are available. MR4 is written by issuing the MRS command while controlling the states of the BGx, BAx, and Ax address pins. The mapping of address pins during the MRS command is shown in the following MR4 Register Definition table.

**Table 17: Address Pin Mapping**

Address bus	BG1	BG0	BA1	BA0	A17	RAS_n	CAS_n	WE_n	A13	A12	A11	A10	A9	A8	A7	A6	A5	A4	A3	A2	A1	A0
Mode register	21	20	19	18	17	-	-	-	13	12	11	10	9	8	7	6	5	4	3	2	1	0

Note: 1. RAS\_n, CAS\_n, and WE\_n must be LOW during MODE REGISTER SET (MRS) command.

**Table 18: MR4 Register Definition**

Mode Register	Description
21	<b>RFU</b> 0 = Must be programmed to 0 1 = Reserved
20:18	<b>MR select</b> 000 = MR0 001 = MR1 010 = MR2 011 = MR3 <b>100 = MR4</b> 101 = MR5 110 = MR6 111 = DNU
17	<b>N/A on 4Gb and 8Gb, RFU</b> 0 = Must be programmed to 0 1 = Reserved
13	<b>Hard Post Package Repair (hPPR mode)</b> 0 = Disabled 1 = Enabled
12	<b>WRITE preamble setting</b> 0 = 1 <sup>t</sup> CK toggle <sup>1</sup> 1 = 2 <sup>t</sup> CK toggle
11	<b>READ preamble setting</b> 0 = 1 <sup>t</sup> CK toggle <sup>1</sup> 1 = 2 <sup>t</sup> CK toggle (When operating in 2 <sup>t</sup> CK WRITE preamble mode, CWL must be programmed to a value at least 1 clock greater than the lowest CWL setting supported in the applicable tCK range.)
10	<b>READ preamble training</b> 0 = Disabled 1 = Enabled

**Table 18: MR4 Register Definition (Continued)**

Mode Register	Description
9	<b>Self refresh abort mode</b> 0 = Disabled 1 = Enabled
8:6	<b>CMD (CAL) address latency</b> 000 = 0 clocks (disabled) 001 = 3 clocks <sup>1</sup> 010 = 4 clocks 011 = 5 clocks <sup>1</sup> 100 = 6 clocks 101 = 8 clocks 110 = Reserved 111 = Reserved
5	<b>soft Post Package Repair (sPPR mode)</b> 0 = Disabled 1 = Enabled
4	<b>Internal V<sub>REF</sub> monitor</b> 0 = Disabled 1 = Enabled
3	<b>Temperature controlled refresh mode</b> 0 = Disabled 1 = Enabled
2	<b>Temperature controlled refresh range</b> 0 = Normal temperature mode 1 = Extended temperature mode
1	<b>Maximum power savings mode</b> 0 = Normal operation 1 = Enabled
0	<b>RFU</b> 0 = Must be programmed to 0 1 = Reserved

Note: 1. Not allowed when 1/4 rate gear-down mode is enabled.

## Hard Post Package Repair Mode

The hard post package repair (hPPR) mode feature is JEDEC optional for 4Gb DDR4 memories. Performing an MPR read to page 2 MPR0 [7] indicates whether hPPR mode is available (A7 = 1) or not available (A7 = 0). hPPR mode provides a simple and easy repair method of the device after placed in the system. One row per bank can be repaired. The repair process is irrevocable so great care should be exercised when using.

## Soft Post Package Repair Mode

The soft post package repair (sPPR) mode feature is JEDEC optional for 4Gb and 8Gb DDR4 memories. Performing an MPR read to page 2 MPR0 [6] indicates whether sPPR mode is available (A6 = 1) or not available (A6 = 0). sPPR mode provides a simple and

easy repair method of the device after placed in the system. One row per bank can be repaired. The repair process is revocable by either doing a reset or power-down or by rewriting a new address in the same bank.

## **WRITE Preamble**

Programmable WRITE preamble,  $t_{WPRE}$ , can be set to  $1^{tCK}$  or  $2^{tCK}$  via the MR4 register. The  $1^{tCK}$  setting is similar to DDR3. However, when operating in  $2^{tCK}$  WRITE preamble mode, CWL must be programmed to a value at least 1 clock greater than the lowest CWL setting supported in the applicable  $t^{CK}$  range.

When operating in  $2^{tCK}$  WRITE preamble mode, CWL must be programmed to a value at least 1 clock greater than the lowest CWL setting supported in the applicable  $t^{CK}$  range. Some even settings will require addition of 2 clocks. If the alternate longer CWL was used, the additional clocks will not be required.

## **READ Preamble**

Programmable READ preamble  $t_{RPRE}$  can be set to  $1^{tCK}$  or  $2^{tCK}$  via the MR4 register. Both the  $1^{tCK}$  and  $2^{tCK}$  DDR4 preamble settings are different from that defined for the DDR3 SDRAM. Both DDR4 READ preamble settings may require the memory controller to train (or read level) its data strobe receivers using the READ preamble training.

## **READ Preamble Training**

Programmable READ preamble training can be set to  $1^{tCK}$  or  $2^{tCK}$ . This mode can be used by the memory controller to train or READ level its data strobe receivers.

## **Temperature-Controlled Refresh**

When temperature-controlled refresh mode is enabled, the device may adjust the internal refresh period to be longer than  $t_{REFI}$  of the normal temperature range by skipping external REFRESH commands with the proper gear ratio. For example, the DRAM temperature sensor detected less than 45°C. Normal temperature mode covers the range of 0°C to 85°C, while the extended temperature range covers 0°C to 95°C.

## **Command Address Latency**

COMMAND ADDRESS LATENCY (CAL) is a power savings feature and can be enabled or disabled via the MRS setting. CAL is defined as the delay in clock cycles ( $t_{CAL}$ ) between a CS\_n registered LOW and its corresponding registered command and address. The value of CAL (in clocks) must be programmed into the mode register and is based on the roundup (in clocks) of  $[t^{CK}(ns)/t_{CAL}(ns)]$ .

## **Internal V<sub>REF</sub> Monitor**

The device generates its own internal V<sub>REFDQ</sub>. This mode may be enabled during V<sub>REFDQ</sub> training, and when enabled, V<sub>REF, time-short</sub> and V<sub>REF, time-long</sub> need to be increased by 10ns if DQ0, DQ1, DQ2, or DQ3 have 0pF loading. An additional 15ns per pF of loading is also needed.

## Maximum Power Savings Mode

This mode provides the lowest power mode where data retention is not required. When the device is in the maximum power saving mode, it does not need to guarantee data retention or respond to any external command (except the MAXIMUM POWER SAVING MODE EXIT command and during the assertion of RESET\_n signal LOW).

## Mode Register 5

Mode register 5 (MR5) controls various device operating modes as shown in the following register definition table. Not all settings listed may be available on a die; only settings required for speed bin support are available. MR5 is written by issuing the MRS command while controlling the states of the BGx, BAx, and Ax address pins. The mapping of address pins during the MRS command is shown in the following MR5 Register Definition table.

**Table 19: Address Pin Mapping**

Address bus	BG1	BG0	BA1	BA0	A17	RAS_n	CAS_n	WE_n	A13	A12	A11	A10	A9	A8	A7	A6	A5	A4	A3	A2	A1	A0
Mode register	21	20	19	18	17	-	-	-	13	12	11	10	9	8	7	6	5	4	3	2	1	0

Note: 1. RAS\_n, CAS\_n, and WE\_n must be LOW during MODE REGISTER SET command.

**Table 20: MR5 Register Definition**

Mode Register	Description
21	<b>RFU</b> 0 = Must be programmed to 0 1 = Reserved
20:18	<b>MR select</b> 000 = MR0 001 = MR1 010 = MR2 011 = MR3 100 = MR4 <b>101 = MR5</b> 110 = MR6 111 = DNU
17	<b>N/A on 4Gb and 8Gb, RFU</b> 0 = Must be programmed to 0 1 = Reserved
13	<b>RFU</b> 0 = Must be programmed to 0 1 = Reserved
12	<b>Data bus inversion (DBI) – READ DBI enable</b> 0 = Disabled 1 = Enabled
11	<b>Data bus inversion (DBI) – WRITE DBI enable</b> 0 = Disabled 1 = Enabled
10	<b>Data mask (DM)</b> 0 = Disabled 1 = Enabled

**Table 20: MR5 Register Definition (Continued)**

Mode Register	Description
9	<b>CA parity persistent error mode</b> 0 = Disabled 1 = Enabled
8:6	<b>Parked ODT value (<math>R_{TT(Park)}</math>)</b> 000 = $R_{TT(Park)}$ disabled 001 = RZQ/4 (60 ohm) 010 = RZQ/2 (120 ohm) 011 = RZQ/6 (40 ohm) 100 = RZQ/1 (240 ohm) 101 = RZQ/5 (48 ohm) 110 = RZQ/3 (80 ohm) 111 = RZQ/7 (34 ohm)
5	<b>ODT input buffer for power-down</b> 0 = Buffer enabled 1 = Buffer disabled
4	<b>CA parity error status</b> 0 = Clear 1 = Error
3	<b>CRC error status</b> 0 = Clear 1 = Error
2:0	<b>CA parity latency mode</b> 000 = Disable 001 = 4 clocks (DDR4-1600/1866/2133) 010 = 5 clocks (DDR4-2400/2666) <sup>1</sup> 011 = 6 clocks (DDR4-2933/3200) 100 = Reserved 101 = Reserved 110 = Reserved 111 = Reserved

Note: 1. Not allowed when 1/4 rate gear-down mode is enabled.

## Data Bus Inversion

The DATA BUS INVERSION (DBI) function has been added to the device and is supported only for x8 and x16 configurations (x4 is not supported). The DBI function shares a common pin with the DM and TDQS functions. The DBI function applies to both READ and WRITE operations; Write DBI cannot be enabled at the same time the DM function is enabled. Refer to the TDQS Function Matrix table for valid configurations for all three functions (TDQS/DM/DBI). DBI is not allowed during MPR READ operation; during an MPR read, the DRAM ignores the read DBI enable setting in MR5 bit A12. DBI is not allowed during MPR READ operations.

## Data Mask

The DATA MASK (DM) function, also described as a partial write, has been added to the device and is supported only for x8 and x16 configurations (x4 is not supported). The DM function shares a common pin with the DBI and TDQS functions. The DM function applies only to WRITE operations and cannot be enabled at the same time the write DBI function is enabled. Refer to the TDQS Function Matrix table for valid configurations for all three functions (TDQS/DM/DBI).

## CA Parity Persistent Error Mode

Normal CA parity mode (CA parity persistent mode disabled) no longer performs CA parity checking while the parity error status bit remains set at 1. However, with CA parity persistent mode enabled, CA parity checking continues to be performed when the parity error status bit is set to a 1.

## ODT Input Buffer for Power-Down

This feature determines whether the ODT input buffer is on or off during power-down. If the input buffer is configured to be on (enabled during power-down), the ODT input signal must be at a valid logic level. If the input buffer is configured to be off (disabled during power-down), the ODT input signal may be floating and the device does not provide  $R_{TT(NOM)}$  termination. However, the device may provide  $R_{TT(Park)}$  termination depending on the MR settings. This is primarily for additional power savings.

## CA Parity Error Status

The device will set the error status bit to 1 upon detecting a parity error. The parity error status bit remains set at 1 until the device controller clears it explicitly using an MRS command.

## CRC Error Status

The device will set the error status bit to 1 upon detecting a CRC error. The CRC error status bit remains set at 1 until the device controller clears it explicitly using an MRS command.

## CA Parity Latency Mode

CA parity is enabled when a latency value, dependent on  $t_{CK}$ , is programmed; this accounts for parity calculation delay internal to the device. The normal state of CA parity is to be disabled. If CA parity is enabled, the device must ensure there are no parity errors before executing the command. CA parity signal (PAR) covers ACT\_n, RAS\_n/A16, CAS\_n/A15, WE\_n/A14, and the address bus including bank address and bank group bits. The control signals CKE, ODT, and CS\_n are not included in the parity calculation.

## Mode Register 6

Mode register 6 (MR6) controls various device operating modes as shown in the following register definition table. Not all settings listed may be available on a die; only settings required for speed bin support are available. MR6 is written by issuing the MRS command while controlling the states of the BGx, BAx, and Ax address pins. The mapping of address pins during the MRS command is shown in the following MR6 Register Definition table.

**Table 21: Address Pin Mapping**

Address bus	BG1	BG0	BA1	BA0	A17	RAS_n	CAS_n	WE_n	A13	A12	A11	A10	A9	A8	A7	A6	A5	A4	A3	A2	A1	A0
Mode register	21	20	19	18	17	-	-	-	13	12	11	10	9	8	7	6	5	4	3	2	1	0

Note: 1. RAS\_n, CAS\_n, and WE\_n must be LOW during MODE REGISTER SET command.

**Table 22: MR6 Register Definition**

Mode Register	Description
21	<b>RFU</b> 0 = Must be programmed to 0 1 = Reserved
20:18	<b>MR select</b> 000 = MR0 001 = MR1 010 = MR2 011 = MR3 100 = MR4 101 = MR5 <b>110 = MR6</b> 111 = DNU
17	<b>NA on 4Gb and 8Gb, RFU</b> 0 = Must be programmed to 0 1 = Reserved
12:10	<b>tCCD_L</b> 000 = 4 clocks ( $\leq$ 1333 Mb/s) 001 = 5 clocks (>1333 Mb/s and $\leq$ 1866 Mb/s) 010 = 6 clocks (>1866 Mb/s and $\leq$ 2400 Mb/s) 011 = 7 clocks (>2400 Mb/s and $\leq$ 2666 Mb/s) 100 = 8 clocks (>2666 Mb/s and $\leq$ 3200 Mb/s) 101 = Reserved 110 = Reserved 111 = Reserved

**Table 22: MR6 Register Definition (Continued)**

<b>Mode Register</b>	<b>Description</b>
13, 9, 8	<b>DQ RX EQ</b> Default = 000; Must be programmed to 000 unless otherwise stated 001 = Reserved 010 = Reserved 011 = Reserved 100 = Reserved 101 = Reserved 110 = Reserved 111 = Reserved
7	<b>V<sub>REF</sub> Calibration Enable</b> 0 = Disable 1 = Enable
6	<b>V<sub>REF</sub> Calibration Range</b> 0 = Range 1 1 = Range 2
5:0	<b>V<sub>REF</sub> Calibration Value</b> See the V <sub>REFDQ</sub> Range and Levels table in the V <sub>REFDQ</sub> Calibration section

## **<sup>t</sup>CCD\_L Programming**

The device controller must program the correct <sup>t</sup>CCD\_L value. <sup>t</sup>CCD\_L will be programmed according to the value defined per operating frequency in the AC parameter table. Although JEDEC specifies the larger of 5nCK or Xns, Micron's DRAM supports the larger of 4nCK or Xns.

## **V<sub>REFDQ</sub> Calibration Enable**

V<sub>REFDQ</sub> calibration is where the device internally generates its own V<sub>REFDQ</sub> to be used by the DQ input receivers. The V<sub>REFDQ</sub> value will be output on any DQ of DQ[3:0] for evaluation only. The device controller is responsible for setting and calibrating the internal V<sub>REFDQ</sub> level using an MRS protocol (adjust up, adjust down, and so on). It is assumed that the controller will use a series of writes and reads in conjunction with V<sub>REFDQ</sub> adjustments to optimize and verify the data eye. Enabling V<sub>REFDQ</sub> calibration must be used whenever values are being written to the MR6[6:0] register.

## **V<sub>REFDQ</sub> Calibration Range**

The device defines two V<sub>REFDQ</sub> calibration ranges: Range 1 and Range 2. Range 1 supports V<sub>REFDQ</sub> between 60% and 92% of V<sub>DDQ</sub> while Range 2 supports V<sub>REFDQ</sub> between 45% and 77% of V<sub>DDQ</sub>, as seen in V<sub>REFDQ</sub> Specification table. Although not a restriction, Range 1 was targeted for module-based designs and Range 2 was added to target point-to-point designs.

## **V<sub>REFDQ</sub> Calibration Value**

Fifty settings provide approximately 0.65% of granularity steps sizes for both Range 1 and Range 2 of V<sub>REFDQ</sub>, as seen in V<sub>REFDQ</sub> Range and Levels table in the V<sub>REFDQ</sub> Calibration section.

## **DQ RX EQ**

These settings are reserved for DQ Equalization functionality.

## Truth Tables

**Table 23: Truth Table – Command**

Notes 1–5 apply to the entire table; Note 6 applies to all READ/NWRITE commands

Function	Symbol	Prev. CKE	Pres. CKE	CS_n	ACT_n	CAS_n/A15	RAS_n/A16	WE_n/A14	BG[1:0]	C[2:0]	A[12/BC_n]	A[13,11]	A[9:0]	Notes	
MODE REGISTER SET	MRS	H	H	L	H	L	L	L	BG	BA	V			OP code	7
REFRESH	REF	H	H	L	H	L	H	V	V	V	V	V	V	V	V
Self refresh entry	SRE	H	L	L	H	L	H	V	V	V	V	V	V	V	8, 9, 10
Self refresh exit	SRX	L	H	X	X	X	X	X	X	X	X	X	X	X	8, 9, 10, 11
Single-bank PRECHARGE	PRE	H	H	L	H	L	H	H	V	V	V	V	V	V	
PRECHARGE all banks	PREA	H	H	L	H	L	H	L	BG	BA	V	V	V	L	V
Reserved for future use	RFU	H	H	L	H	L	H	H							
Bank ACTIVATE	ACT	H	H	L	L	L	L	L							
WRITE	BL8 fixed, BC4 fixed	WR	H	L	H	H	L	L	BG	BA	V	V	V	L	CA
	BC4OTF	WRS4	H	H	L	H	L	L	BG	BA	V	L	V	L	CA
	BL8OTF	WRS8	H	L	H	L	L	L	BG	BA	V	H	V	L	CA
WRITE	BL8 fixed, BC4 fixed	WRA	H	L	H	L	L	L	BG	BA	V	V	H	H	CA
with auto precharge	BC4OTF	WRAS4	H	H	L	H	L	L	BG	BA	V	L	V	H	CA
	BL8OTF	WRAS8	H	H	L	H	L	L	BG	BA	V	H	V	H	CA
READ	BL8 fixed, BC4 fixed	RD	H	L	H	L	H	H	BG	BA	V	V	V	L	CA
	BC4OTF	RDS4	H	H	L	H	L	H	BG	BA	V	L	V	L	CA
	BL8OTF	RDS8	H	H	L	H	L	H	BG	BA	V	H	V	L	CA
READ	BL8 fixed, BC4 fixed	RDA	H	H	L	H	L	H	BG	BA	V	V	H	CA	
with auto precharge	BC4OTF	RDAS4	H	H	L	H	L	H	BG	BA	V	L	V	H	CA
	BL8OTF	RDAS8	H	H	L	H	L	H	BG	BA	V	H	V	L	CA
NO OPERATION	NOP	H	H	L	H	H	H	V	V	V	V	V	V	V	12
Device DISELECTED	DES	H	H	X	X	X	X	X	X	X	X	X	X	X	13
Power-down entry	PDE	H	L	H	X	X	X	X	X	X	X	X	X	X	10, 14
Power-down exit	PDX	L	H	H	X	X	X	X	X	X	X	X	X	X	10, 14
ZQ CALIBRATION LONG	ZQCL	H	H	L	H	H	L	X	X	X	X	H	X	X	
ZQ CALIBRATION SHORT	ZQCS	H	H	L	H	H	L	X	X	X	X	X	L	X	

- Notes:
1. • BG = Bank group address
  - BA = Bank address
  - RA = Row address
  - CA = Column address
  - BC\_n = Burst chop
  - X = "Don't Care"
  - V = Valid
  2. All DDR4 SDRAM commands are defined by states of CS\_n, ACT\_n, RAS\_n/A16, CAS\_n/A15, WE\_n/A14, and CKE at the rising edge of the clock. The MSB of BG, BA, RA, and CA are device density- and configuration-dependent. When ACT\_n = H, pins RAS\_n/A16, CAS\_n/A15, and WE\_n/A14 are used as command pins RAS\_n, CAS\_n, and WE\_n, respectively. When ACT\_n = L, pins RAS\_n/A16, CAS\_n/A15, and WE\_n/A14 are used as address pins A16, A15, and A14, respectively.
  3. RESET\_n is enabled LOW and is used only for asynchronous reset and must be maintained HIGH during any function.
  4. Bank group addresses (BG) and bank addresses (BA) determine which bank within a bank group is being operated upon. For MRS commands, the BG and BA selects the specific mode register location.
  5. V means HIGH or LOW (but a defined logic level), and X means either defined or undefined (such as floating) logic level.
  6. READ or WRITE bursts cannot be terminated or interrupted, and fixed/on-the-fly (OTF) BL will be defined by MRS.
  7. During an MRS command, A17 is RFU and is device density- and configuration-dependent.
  8. The state of ODT does not affect the states described in this table. The ODT function is not available during self refresh.
  9. V<sub>PP</sub> and V<sub>REF</sub> (V<sub>REFCA</sub>) must be maintained during SELF REFRESH operation.
  10. Refer to the Truth Table – CKE table for more details about CKE transition.
  11. Controller guarantees self refresh exit to be synchronous. DRAM implementation has the choice of either synchronous or asynchronous.
  12. The NO OPERATION (NOP) command may be used only when exiting maximum power saving mode or when entering gear-down mode.
  13. The NOP command may not be used in place of the DESELECT command.
  14. The power-down mode does not perform any REFRESH operation.

**Table 24: Truth Table – CKE**

Notes 1–7, 9, and 20 apply to the entire table

Current State	CKE		Command (n)	Action (n)	Notes
	Previous Cycle (n - 1)	Present Cycle (n)			
Power-down	L	L	X	Maintain power-down	8, 10, 11
	L	H	DES	Power-down exit	8, 10, 12
Self refresh	L	L	X	Maintain self refresh	11, 13
	L	H	DES	Self refresh exit	8, 13, 14, 15
Bank(s) active	H	L	DES	Active power-down entry	8, 10, 12, 16
Reading	H	L	DES	Power-down entry	8, 10, 12, 16, 17
Writing	H	L	DES	Power-down entry	8, 10, 12, 16, 17
Precharging	H	L	DES	Power-down entry	8, 10, 12, 16, 17
Refreshing	H	L	DES	Precharge power-down entry	8, 12
All banks idle	H	L	DES	Precharge power-down entry	8, 10, 12, 16, 18
	H	L	REFRESH	Self refresh	16, 18, 19

- Notes:
1. Current state is defined as the state of the DDR4 SDRAM immediately prior to clock edge n.
  2. CKE (n) is the logic state of CKE at clock edge n; CKE (n-1) was the state of CKE at the previous clock edge.
  3. COMMAND (n) is the command registered at clock edge n, and ACTION (n) is a result of COMMAND (n); ODT is not included here.
  4. All states and sequences not shown are illegal or reserved unless explicitly described elsewhere in this document.
  5. The state of ODT does not affect the states described in this table. The ODT function is not available during self refresh.
  6. During any CKE transition (registration of CKE H->L or CKE H->L), the CKE level must be maintained until  $t_{CKE}^{(MIN)}$  prior to  $t_{CKE}^{(MIN)}$  being satisfied (at which time CKE may transition again).
  7. DESELECT and NOP are defined in the Truth Table – Command table.
  8. For power-down entry and exit parameters, see the Power-Down Modes section.
  9. CKE LOW is allowed only if  $t_{MRD}$  and  $t_{MOD}$  are satisfied.
  10. The power-down mode does not perform any REFRESH operations.
  11. X = "Don't Care" (including floating around  $V_{REF}$ ) in self refresh and power-down. X also applies to address pins.
  12. The DESELECT command is the only valid command for power-down entry and exit.
  13.  $V_{PP}$  and  $V_{REFCA}$  must be maintained during SELF REFRESH operation.
  14. On self refresh exit, the DESELECT command must be issued on every clock edge occurring during the  $t_{XS}$  period. READ or ODT commands may be issued only after  $t_{XSDL}$  is satisfied.
  15. The DESELECT command is the only valid command for self refresh exit.
  16. Self refresh cannot be entered during READ or WRITE operations. For a detailed list of restrictions see the SELF REFRESH Operation and Power-Down Modes sections.
  17. If all banks are closed at the conclusion of the READ, WRITE, or PRECHARGE command, then precharge power-down is entered; otherwise, active power-down is entered.

18. Idle state is defined as all banks are closed ( $t_{RP}$ ,  $t_{DAL}$ , and so on, satisfied), no data bursts are in progress, CKE is HIGH, and all timings from previous operations are satisfied ( $t_{MRD}$ ,  $t_{MOD}$ ,  $t_{RFC}$ ,  $t_{ZQinit}$ ,  $t_{ZQoper}$ ,  $t_{ZQCS}$ , and so on), as well as all self refresh exit and power-down exit parameters are satisfied ( $t_{XS}$ ,  $t_{XP}$ ,  $t_{XSDL}$ , and so on).
19. Self refresh mode can be entered only from the all banks idle state.
20. For more details about all signals, see the Truth Table – Command table; must be a legal command as defined in the table.

## NOP Command

The NO OPERATION (NOP) command was originally used to instruct the selected DDR4 SDRAM to perform a NOP (CS<sub>n</sub> = LOW and ACT<sub>n</sub>, RAS<sub>n</sub>/A16, CAS<sub>n</sub>/A15, and WE<sub>n</sub>/A14 = HIGH). This prevented unwanted commands from being registered during idle or wait states. NOP command general support has been removed and the command should not be used unless specifically allowed, which is when exiting maximum power-saving mode or when entering gear-down mode.

## DESELECT Command

The deselect function (CS<sub>n</sub> HIGH) prevents new commands from being executed; therefore, with this command, the device is effectively deselected. Operations already in progress are not affected.

## DLL-Off Mode

DLL-off mode is entered by setting MR1 bit A0 to 0, which will disable the DLL for subsequent operations until the A0 bit is set back to 1. The MR1 A0 bit for DLL control can be switched either during initialization or during self refresh mode. Refer to the Input Clock Frequency Change section for more details.


The maximum clock frequency for DLL-off mode is specified by the parameter  $t_{CKDLL\_OFF}$ . There is no minimum frequency limit besides the need to satisfy the refresh interval,  $t_{REFI}$ .

Due to latency counter and timing restrictions, only one CL value and CWL value (in MR0 and MR2 respectively) are supported. The DLL-off mode is only required to support setting both CL = 10 and CWL = 9.

DLL-off mode will affect the read data clock-to-data strobe relationship ( $t_{DQSCK}$ ), but not the data strobe-to-data relationship ( $t_{DQSQ}$ ,  $t_{QH}$ ). Special attention is needed to line up read data to the controller time domain.

Compared with DLL-on mode, where  $t_{DQSCK}$  starts from the rising clock edge (AL + CL) cycles after the READ command, the DLL-off mode  $t_{DQSCK}$  starts (AL + CL - 1) cycles after the READ command. Another difference is that  $t_{DQSCK}$  may not be small compared to  $t_{CK}$  (it might even be larger than  $t_{CK}$ ), and the difference between  $t_{DQSCK}$  (MIN) and  $t_{DQSCK}$  (MAX) is significantly larger than in DLL-on mode. The  $t_{DQSCK}$  (DLL-off) values are vendor-specific.

The timing relations on DLL-off mode READ operation are shown in the following diagram, where CL = 10, AL = 0, and BL = 8.

**Figure 16: DLL-Off Mode Read Timing Operation**


## DLL-On/Off Switching Procedures


The DLL-off mode is entered by setting MR1 bit A0 to 0; this will disable the DLL for subsequent operations until the A0 bit is set back to 1.

### DLL Switch Sequence from DLL-On to DLL-Off

To switch from DLL-on to DLL-off requires the frequency to be changed during self refresh, as outlined in the following procedure:

1. Starting from the idle state (all banks pre-charged, all timings fulfilled, and, to disable the DLL, the DRAM on-die termination resistors,  $R_{TT(NOM)}$ , must be in High-Z before MRS to MR1.)
2. Set MR1 bit A0 to 1 to disable the DLL.
3. Wait  $t^{MOD}$ .
4. Enter self refresh mode; wait until  $t^{CKSRE}/t^{CKSRE\_PAR}$  is satisfied.
5. Change frequency, following the guidelines in the Input Clock Frequency Change section.
6. Wait until a stable clock is available for at least  $t^{CKSRX}$  at device inputs.
7. Starting with the SELF REFRESH EXIT command, CKE must continuously be registered HIGH until all  $t^{MOD}$  timings from any MRS command are satisfied. In addition, if any ODT features were enabled in the mode registers when self refresh mode was entered, the ODT signal must continuously be registered LOW until all  $t^{MOD}$  timings from any MRS command are satisfied. If  $R_{TT(NOM)}$  was disabled in the mode registers when self refresh mode was entered, the ODT signal is "Don't Care."
8. Wait  $t^{XS\_FAST}$ ,  $t^{XS\_ABORT}$ , or  $t^{XS}$ , and then set mode registers with appropriate values (an update of CL, CWL, and WR may be necessary; a ZQCL command can also be issued after  $t^{XS\_FAST}$ ).
  - $t^{XS\_FAST}$ : ZQCL, ZQCS, and MRS commands. For MRS commands, only CL and WR/RTP registers in MR0, the CWL register in MR2, and gear-down mode in MR3 may be accessed provided the device is not in per-DRAM addressability mode. Access to other device mode registers must satisfy  $t^{XS}$  timing.
  - $t^{XS\_ABORT}$ : If MR4 [9] is enabled, then the device aborts any ongoing refresh and does not increment the refresh counter. The controller can issue a valid command after a delay of  $t^{XS\_ABORT}$ . Upon exiting from self refresh, the device requires a minimum of one extra REFRESH command before it is put back into self refresh mode. This requirement remains the same regardless of the MRS bit setting for self refresh abort.
  - $t^{XS}$ : ACT, PRE, PREA, REF, SRE, PDE, WR, WRS4, WRS8, WRA, WRAS4, WRAS8, RD, RDS4, RDS8, RDA, RDAS4, and RDAS8.
9. Wait  $t^{MOD}$  to complete.

The device is ready for the next command.

**Figure 17: DLL Switch Sequence from DLL-On to DLL-Off**


- Notes:
1. Starting in the idle state. R<sub>TT</sub> in stable state.
  2. Disable DLL by setting MR1 bit A0 to 0.
  3. Enter SR.
  4. Change frequency.
  5. Clock must be stable t<sub>CKSRX</sub>.
  6. Exit SR.
  7. Update mode registers allowed with DLL-off settings met.


## DLL-Off to DLL-On Procedure

To switch from DLL-off to DLL-on (with required frequency change) during self refresh:

1. Starting from the idle state (all banks pre-charged, all timings fulfilled, and DRAM ODT resistors ( $R_{TT(NOM)}$ ) must be in High-Z before self refresh mode is entered.)
2. Enter self refresh mode; wait until  $t_{CKSRE}/t_{CKSRE\_PAR}$  are satisfied.
3. Change frequency (following the guidelines in the Input Clock Frequency Change section).
4. Wait until a stable clock is available for at least  $t_{CKSRX}$  at device inputs.
5. Starting with the SELF REFRESH EXIT command, CKE must continuously be registered HIGH until  $t_{DLLK}$  timing from the subsequent DLL RESET command is satisfied. In addition, if any ODT features were enabled in the mode registers when self refresh mode was entered, the ODT signal must continuously be registered LOW or HIGH until  $t_{DLLK}$  timing from the subsequent DLL RESET command is satisfied. If  $R_{TT(NOM)}$  disabled in the mode registers when self refresh mode was entered, the ODT signal is "Don't Care."
6. Wait  $t_{XS}$  or  $t_{XS\_ABORT}$ , depending on bit 9 in MR4, then set MR1 bit A0 to 0 to enable the DLL.
7. Wait  $t_{MRD}$ , then set MR0 bit A8 to 1 to start DLL reset.
8. Wait  $t_{MRD}$ , then set mode registers with appropriate values; an update of CL, CWL, and WR may be necessary. After  $t_{MOD}$  is satisfied from any proceeding MRS command, a ZQCL command can also be issued during or after  $t_{DLLK}$ .
9. Wait for  $t_{MOD}$  to complete. Remember to wait  $t_{DLLK}$  after DLL RESET before applying any command requiring a locked DLL. In addition, wait for  $t_{ZQoper}$  in case a ZQCL command was issued.

The device is ready for the next command.

**Figure 18: DLL Switch Sequence from DLL-Off to DLL-On**



Notes: 1. Starting in the idle state.

2. Enter SR.
3. Change frequency.
4. Clock must be stable  $t_{CKSRX}$ .
5. Exit SR.
6. Set DLL to on by setting MR1 to A0 = 0.
7. Update mode registers.
8. Issue any valid command.

## Input Clock Frequency Change

After the device is initialized, it requires the clock to be stable during almost all states of normal operation. This means that after the clock frequency has been set and is in the stable state, the clock period is not allowed to deviate except for what is allowed by the clock jitter and spread spectrum clocking (SSC) specifications. The input clock frequency can be changed from one stable clock rate to another stable clock rate only when in self refresh mode. Outside of self refresh mode, it is illegal to change the clock frequency.

After the device has been successfully placed in self refresh mode and  $t_{CKSRE}$ / $t_{CKSRE\_PAR}$  have been satisfied, the state of the clock becomes a "Don't Care." Following a "Don't Care," changing the clock frequency is permissible, provided the new clock frequency is stable prior to  $t_{CKSRX}$ . When entering and exiting self refresh mode for the sole purpose of changing the clock frequency, the self refresh entry and exit specifications must still be met as outlined in SELF REFRESH Operation.

For the new clock frequency, additional MRS commands to MR0, MR2, MR3, MR4, MR5, and MR6 may need to be issued to program appropriate CL, CWL, gear-down mode, READ and WRITE preamble, Command Address Latency, and  $t_{CCD\_L}$ / $t_{DLLK}$  values.

When the clock rate is being increased (faster), the MR settings that require additional clocks should be updated prior to the clock rate being increased. In particular, the PL latency must be disabled when the clock rate changes, ie. while in self refresh mode. For example, if changing the clock rate from DDR4-2133 to DDR4-2933 with CA parity mode enabled, MR5[2:0] must first change from PL = 4 to PL = disable prior to PL = 6. The correct procedure would be to (1) change PL = 4 to disable via MR5 [2:0], (2) enter self refresh mode, (3) change clock rate from DDR4-2133 to DDR4-2933, (4) exit self refresh mode, (5) Enable CA parity mode setting PL = 6 via MR5 [2:0].

If the MR settings that require additional clocks are updated after the clock rate has been increased, for example. after exiting self refresh mode, the required MR settings must be updated prior to removing the DRAM from the IDLE state, unless the DRAM is RESET. If the DRAM leaves the IDLE state to enter self refresh mode or ZQ Calibration, the updating of the required MR settings may be deferred to the next time the DRAM enters the IDLE state.

If MR6 is issued prior to self refresh entry for new the  $t_{DLLK}$  value, DLL will relock automatically at self refresh exit. However, if MR6 is issued after self refresh entry, MR0 must be issued to reset the DLL.


The device input clock frequency can change only within the minimum and maximum operating frequency specified for the particular speed grade. Any frequency change below the minimum operating frequency would require the use of DLL-on mode to DLL-off mode transition sequence (see DLL-On/Off Switching Procedures).

## Write Leveling

For better signal integrity, DDR4 memory modules use fly-by topology for the commands, addresses, control signals, and clocks. Fly-by topology has benefits from the reduced number of stubs and their length, but it also causes flight-time skew between clock and strobe at every DRAM on the DIMM. This makes it difficult for the controller to maintain  $t_{DQSS}$ ,  $t_{DSS}$ , and  $t_{DSH}$  specifications. Therefore, the device supports a write leveling feature to allow the controller to compensate for skew. This feature may not be required under some system conditions, provided the host can maintain the  $t_{DQSS}$ ,  $t_{DSS}$ , and  $t_{DSH}$  specifications.

The memory controller can use the write leveling feature and feedback from the device to adjust the DQS (DQS<sub>t</sub>, DQS<sub>c</sub>) to CK (CK<sub>t</sub>, CK<sub>c</sub>) relationship. The memory controller involved in the leveling must have an adjustable delay setting on DQS to align the rising edge of DQS with that of the clock at the DRAM pin. The DRAM asynchronously feeds back CK, sampled with the rising edge of DQS, through the DQ bus. The controller repeatedly delays DQS until a transition from 0 to 1 is detected. The DQS delay established through this exercise would ensure the  $t_{DQSS}$  specification. Besides  $t_{DQSS}$ ,  $t_{DSS}$  and  $t_{DSH}$  specifications also need to be fulfilled. One way to achieve this is to combine the actual  $t_{DQSS}$  in the application with an appropriate duty cycle and jitter on the DQS signals. Depending on the actual  $t_{DQSS}$  in the application, the actual values for  $t_{DQSL}$  and  $t_{DQSH}$  may have to be better than the absolute limits provided in the AC Timing Parameters section in order to satisfy  $t_{DSS}$  and  $t_{DSH}$  specifications. A conceptual timing of this scheme is shown below.

**Figure 19: Write Leveling Concept, Example 1**




DQS driven by the controller during leveling mode must be terminated by the DRAM based on the ranks populated. Similarly, the DQ bus driven by the DRAM must also be terminated at the controller.

All data bits carry the leveling feedback to the controller across the DRAM configurations: x4, x8, and x16. On a x16 device, both byte lanes should be leveled independently. Therefore, a separate feedback mechanism should be available for each byte lane. The upper data bits should provide the feedback of the upper diff\_DQS(diff\_UDQS)-to-clock relationship; the lower data bits would indicate the lower diff\_DQS(diff\_LDQS)-to-clock relationship.

The figure below is another representative way to view the write leveling procedure. Although it shows the clock varying to a static strobe, this is for illustrative purpose only; the clock does not actually change phase, the strobe is what actually varies. By issuing multiple WL bursts, the DQS strobe can be varied to capture with fair accuracy the time at which the clock edge arrives at the DRAM clock input buffer.

**Figure 20: Write Leveling Concept, Example 2**



### DRAM Setting for Write Leveling and DRAM TERMINATION Function in that Mode

The DRAM enters into write leveling mode if A7 in MR1 is HIGH. When leveling is finished, the DRAM exits write leveling mode if A7 in MR1 is LOW (see the MR Leveling Procedures table). Note that in write leveling mode, only DQS terminations are activated and deactivated via the ODT pin, unlike normal operation (see DRAM DRAM TERMINATION Function in Leveling Mode table).

**Table 25: MR Settings for Leveling Procedures**

Function	MR1	Enable	Disable
Write leveling enable	A7	1	0
Output buffer mode (Q off)	A12	0	1

**Table 26: DRAM TERMINATION Function in Leveling Mode**

ODT Pin at DRAM	DQS_t/DQS_c Termination	DQ Termination
R <sub>TT(NOM)</sub> with ODT HIGH	On	Off

**Table 26: DRAM TERMINATION Function in Leveling Mode (Continued)**

<b>ODT Pin at DRAM</b>	<b>DQS_t/DQS_c Termination</b>	<b>DQ Termination</b>
R <sub>TT(Park)</sub> with ODT LOW	On	Off

- Notes:
1. In write leveling mode, with the mode's output buffer either disabled (MR1[bit7] = 1 and MR1[bit12] = 1) or with its output buffer enabled (MR1[bit7] = 1 and MR1[bit12] = 0), all R<sub>TT(NOM)</sub> and R<sub>TT(Park)</sub> settings are supported.
  2. R<sub>TT(WR)</sub> is not allowed in write leveling mode and must be set to disable prior to entering write leveling mode.


## Procedure Description

The memory controller initiates the leveling mode of all DRAM by setting bit 7 of MR1 to 1. When entering write leveling mode, the DQ pins are in undefined driving mode. During write leveling mode, only the DESELECT command is supported, other than MRS commands to change the Qoff bit (MR1[A12]) and to exit write leveling (MR1[A7]). Upon exiting write leveling mode, the MRS command performing the exit (MR1[A7] = 0) may also change the other MR1 bits. Because the controller levels one rank at a time, the output of other ranks must be disabled by setting MR1 bit A12 to 1. The controller may assert ODT after t<sup>MOD</sup>, at which time the DRAM is ready to accept the ODT signal, unless DODTLon or DODTLooff have been altered (the ODT internal pipe delay is increased when increasing WRITE latency [WL] or READ latency [RL] by the previous MR command), then ODT assertion should be delayed by DODTLon after t<sup>MOD</sup> is satisfied, which means the delay is now t<sup>MOD</sup> + DODTLon.

The controller may drive DQS\_t LOW and DQS\_c HIGH after a delay of t<sup>WLDQSEN</sup>, at which time the DRAM has applied ODT to these signals. After t<sup>DQSL</sup> and t<sup>WLMRD</sup>, the controller provides a single DQS\_t, DQS\_c edge, which is used by the DRAM to sample CK driven from the controller. t<sup>WLMRD</sup> (MAX) timing is controller dependent.

The DRAM samples CK status with the rising edge of DQS and provides feedback on all the DQ bits asynchronously after t<sup>WLO</sup> timing. There is a DQ output uncertainty of t<sup>WLOE</sup> defined to allow mismatch on DQ bits. The t<sup>WLOE</sup> period is defined from the transition of the earliest DQ bit to the corresponding transition of the latest DQ bit. There are no read strobes (DQS\_t, DQS\_c) needed for these DQs. The controller samples incoming DQ and either increments or decrements DQS delay setting and launches the next DQS pulse after some time, which is controller dependent. After a 0-to-1 transition is detected, the controller locks the DQS delay setting, and write leveling is achieved for the device. The following figure shows the timing diagram and parameters for the overall write leveling procedure.

**Figure 21: Write Leveling Sequence (DQS Capturing CK LOW at T1 and CK HIGH at T2)**




- Notes:
1. The device drives leveling feedback on all DQs.
  2. MRS: Load MR1 to enter write leveling mode.
  3. diff\_DQS is the differential data strobe. Timing reference points are the zero crossings. DQS\_t is shown with a solid line; DQS\_c is shown with a dotted line.
  4. CK\_t is shown with a solid dark line; CK\_c is shown with a dotted line.
  5. DQS needs to fulfill minimum pulse width requirements,  $t^{DQSH}$  (MIN) and  $t^{DQSL}$  (MIN), as defined for regular WRITES; the maximum pulse width is system dependent.
  6.  $t^{WLDQSEN}$  must be satisfied following equation when using ODT:
    - DLL = Enable, then  $t^{WLDQSEN} > t^{MOD}$  (MIN) + DODTLon +  $t^{ADC}$
    - DLL = Disable, then  $t^{WLDQSEN} > t^{MOD}$  (MIN) +  $t^{AONAS}$

## Write Leveling Mode Exit

Write leveling mode should be exited as follows:

1. After the last rising strobe edge (see ~T0), stop driving the strobe signals (see ~Tc0). Note that from this point on, DQ pins are in undefined driving mode and will remain undefined, until  $t^{MOD}$  after the respective MR command (Te1).
2. Drive ODT pin LOW ( $t^{IS}$  must be satisfied) and continue registering LOW (see Tb0).
3. After R<sub>TT</sub> is switched off, disable write leveling mode via the MRS command (see Tc2).
4. After  $t^{MOD}$  is satisfied (Te1), any valid command can be registered. (MR commands can be issued after  $t^{MRD}$  [Td1]).

**Figure 22: Write Leveling Exit**



Legend: Undefined Driving Mode Transitioning Time Break Don't Care

- Notes:
1. The DQ result = 1 between Ta0 and Tc0 is a result of the DQS signals capturing CK\_t HIGH just after the T0 state.
  2. See previous figure for specific  $t_{WLO}$  timing.

## Command Address Latency


DDR4 supports the command address latency (CAL) function as a power savings feature. This feature can be enabled or disabled via the MRS setting. CAL timing is defined as the delay in clock cycles ( $t_{CAL}$ ) between a CS\_n registered LOW and its corresponding registered command and address. The value of CAL in clocks must be programmed into the mode register (see MR1 Register Definition table) and is based on the equation  $t_{CK(ns)}/t_{CAL(ns)}$ , rounded up in clocks.

**Figure 23: CAL Timing Definition**




CAL gives the DRAM time to enable the command and address receivers before a command is issued. After the command and the address are latched, the receivers can be disabled if CS\_n returns to HIGH. For consecutive commands, the DRAM will keep the command and address input receivers enabled for the duration of the command sequence.

**Figure 24: CAL Timing Example (Consecutive CS\_n = LOW)**




When the CAL mode is enabled, additional time is required for the MRS command to complete. The earliest the next valid command can be issued is  $t^{MOD\_CAL}$ , which should be equal to  $t^{MOD} + t^{CAL}$ . The two following figures are examples.

**Figure 25: CAL Enable Timing –  $t^{MOD\_CAL}$**



Note: 1. CAL mode is enabled at T1.


**Figure 26:  $t^{MOD\_CAL}$ , MRS to Valid Command Timing with CAL Enabled**



Note: 1. MRS at Ta1 may or may not modify CAL,  $t^{MOD\_CAL}$  is computed based on new  $t^{CAL}$  setting if modified.


When the CAL mode is enabled or being enabled, the earliest the next MRS command can be issued is  $t_{MRD\_CAL}$  is equal to  $t_{MOD} + t_{CAL}$ . The two following figures are examples.

**Figure 27: CAL Enabling MRS to Next MRS Command,  $t_{MRD\_CAL}$**



Note: 1. Command address latency mode is enabled at T1.


**Figure 28:  $t_{MRD\_CAL}$ , Mode Register Cycle Time With CAL Enabled**



Note: 1. MRS at Ta1 may or may not modify CAL,  $t_{MRD\_CAL}$  is computed based on new  $t_{CAL}$  setting if modified.


CAL Examples: Consecutive READ BL8 with two different CALs and 1 $t_{CK}$  preamble in different bank group shown in the following figures.

**Figure 29: Consecutive READ BL8, CAL3, 1<sup>t</sup>CK Preamble, Different Bank Group**



- Notes:
1.  $BL = 8$ ,  $AL = 0$ ,  $CL = 11$ ,  $CAL = 3$ , Preamble =  $1^{t}CK$ .
  2.  $D_{OUT\ n}$  = data-out from column n;  $D_{OUT\ b}$  = data-out from column b.
  3. DES commands are shown for ease of illustration, other commands may be valid at these times.
  4. BL8 setting activated by either  $MR0[A1:0 = 00]$  or  $MR0[A1:0 = 01]$  and  $A12 = 1$  during READ command at T3 and T7.
  5. CA parity = Disable, CS to CA latency = Enable, Read DBI = Disable.
  6. Enabling CAL mode does not impact ODT control timings. ODT control timings should be maintained with the same timing relationship relative to the command/address bus as when CAL is disabled.

**Figure 30: Consecutive READ BL8, CAL4, 1<sup>t</sup>CK Preamble, Different Bank Group**



- Notes:
1.  $BL = 8$ ,  $AL = 0$ ,  $CL = 11$ ,  $CAL = 4$ , Preamble =  $1^{t}CK$ .
  2.  $D_{OUT\ n}$  = data-out from column n;  $D_{OUT\ b}$  = data-out from column b.
  3. DES commands are shown for ease of illustration, other commands may be valid at these times.
  4. BL8 setting activated by either  $MR0[A1:0 = 00]$  or  $MR0[A1:0 = 01]$  and  $A12 = 1$  during READ command at T4 and T8.



## 4Gb: x4, x8, x16 DDR4 SDRAM Command Address Latency

5. CA parity = Disable, CS to CA latency = Enable, Read DBI = Disable.
6. Enabling CAL mode does not impact ODT control timings. ODT control timings should be maintained with the same timing relationship relative to the command/address bus as when CAL is disabled.

## Low-Power Auto Self Refresh Mode

An auto self refresh mode is provided for application ease. Auto self refresh mode is enabled by setting MR2[6] = 1 and MR2[7] = 1. The device will manage self refresh entry over the supported temperature range of the DRAM. In this mode, the device will change its self refresh rate as the DRAM operating temperature changes, going lower at low temperatures and higher at high temperatures.


## Manual Self Refresh Mode

If auto self refresh mode is not enabled, the low-power auto self refresh mode register must be manually programmed to one of the three self refresh operating modes. This mode provides the flexibility to select a fixed self refresh operating mode at the entry of the self refresh, according to the system memory temperature conditions. The user is responsible for maintaining the required memory temperature condition for the mode selected during the SELF REFRESH operation. The user may change the selected mode after exiting self refresh and before entering the next self refresh. If the temperature condition is exceeded for the mode selected, there is a risk to data retention resulting in loss of data.

**Table 27: Auto Self Refresh Mode**

MR2[7]	MR2[6]	Low-Power Auto Self Refresh Mode	SELF REFRESH Operation	Operating Temperature Range for Self Refresh Mode (DRAM T <sub>CASE</sub> )
0	0	Normal	Fixed normal self refresh rate maintains data retention at the normal operating temperature. User is required to ensure that 85°C DRAM T <sub>CASE</sub> (MAX) is not exceeded to avoid any risk of data loss.	0°C to 85°C
1	0	Extended temperature	Fixed high self refresh rate optimizes data retention to support the extended temperature range.	0°C to 95°C
0	1	Reduced temperature	Variable or fixed self refresh rate or any other DRAM power consumption reduction control for the reduced temperature range. User is required to ensure 45°C DRAM T <sub>CASE</sub> (MAX) is not exceeded to avoid any risk of data loss.	0°C to 45°C
1	1	Auto self refresh	Auto self refresh mode enabled. Self refresh power consumption and data retention are optimized for any given operating temperature condition.	All of the above

**Figure 31: Auto Self Refresh Ranges**




## Multipurpose Register

The MULTIPURPOSE REGISTER (MPR) function, MPR access mode, is used to write/read specialized data to/from the DRAM. The MPR consists of four logical pages, MPR Page 0 through MPR Page 3, with each page having four 8-bit registers, MPR0 through MPR3. Page 0 can be read by any of three readout modes (serial, parallel, or staggered) while Pages 1, 2, and 3 can be read by only the serial readout mode. Page 3 is for DRAM vendor use only. MPR mode enable and page selection is done with MRS commands. Data bus inversion (DBI) is not allowed during MPR READ operation.

Once the MPR access mode is enabled ( $\text{MR3}[2] = 1$ ), only the following commands are allowed: MRS, RD, RDA WR, WRA, DES, REF, and RESET; RDA/WRA have the same functionality as RD/WR which means the auto precharge part of RDA/WRA is ignored. Power-down mode and SELF REFRESH command are not allowed during MPR enable mode. No other command can be issued within tRFC after a REF command has been issued; 1x refresh (only) is to be used during MPR access mode. While in MPR access mode, MPR read or write sequences must be completed prior to a REFRESH command.

**Figure 32: MPR Block Diagram**



**Table 28: MR3 Setting for the MPR Access Mode**

Address	Operation Mode	Description
A[12:11]	MPR data read format	00 = Serial ..... 01 = Parallel 10 = Staggered .... 11 = Reserved
A2	MPR access	0 = Standard operation (MPR not enabled) 1 = MPR data flow enabled
A[1:0]	MPR page selection	00 = Page 0 .... 01 = Page 1 10 = Page 2 .... 11 = Page 3

**Table 29: DRAM Address to MPR UI Translation**

MPR Location	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]
DRAM address – Ax	A7	A6	A5	A4	A3	A2	A1	A0
MPR UI – UIx	UI0	UI1	UI2	UI3	UI4	UI5	UI6	UI7

**Table 30: MPR Page and MPRx Definitions**

Address	MPR Location	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]	Note		
<b>MPR Page 0 – Read or Write (Data Patterns)</b>												
BA[1:0]	00 = MPRO	0	1	0	1	0	1	0	1	Read/ Write (default value lis- ted)		
	01 = MPR1	0	0	1	1	0	0	1	1			
	10 = MPR2	0	0	0	0	1	1	1	1			
	11 = MPR3	0	0	0	0	0	0	0	0			
<b>MPR Page 1 – Read-only (Error Log)</b>												
BA[1:0]	00 = MPRO	A7	A6	A5	A4	A3	A2	A1	A0	Read-on- ly		
	01 = MPR1	CAS_n/A 15	WE_n/A1 4	A13	A12	A11	A10	A9	A8			
	10 = MPR2	PAR	ACT_n	BG1	BG0	BA1	BA0	A17	RAS_n/A 16			
	11 = MPR3	CRC er- ror sta- tus	CA parity error status	CA parity latency: [5] = MR5[2], [4] = MR5[1], [3] = MR5[0]				C2	C1	C0		
<b>MPR Page 2 – Read-only (MRS Readout)</b>												
BA[1:0]	00 = MPRO	hPPR support	sPPR support	R <sub>TT(WR)</sub> MR2[11]	Temperature sen- sor status <sup>2</sup>		CRC write enable MR2[12]	R <sub>TT(WR)</sub> MR2[10:9]		Read-on- ly		
	01 = MPR1	V <sub>REFDQ</sub> traing- ing range MR6[6]	V <sub>REFDQ</sub> training value: [6:1] = MR6[5:0]						Gear- down enable MR3[3]			
	10 = MPR2	CAS latency: [7:3] = MR0[6:4,2,12]				CAS write latency [2:0] = MR2[5:3]						
	11 = MPR3	R <sub>TT(NOM)</sub> : [7:5] = MR1[10:8]			R <sub>TT(Park)</sub> : [4:2] = MR5[8:6]			R <sub>ON</sub> : [1:0] = MR2[2:1]				
<b>MPR Page 3 – Read-only (Restricted, except for MPR3 [3:0])</b>												
BA[1:0]	00 = MPRO	DC	DC	DC	DC	DC	DC	DC	DC	Read-on- ly		
	01 = MPR1	DC	DC	DC	DC	DC	DC	DC	DC			
	10 = MPR2	DC	DC	DC	DC	DC	DC	DC	DC			
	11 = MPR3	DC	DC	DC	DC	MAC	MAC	MAC	MAC			

- Notes:
1. DC = "Don't Care"
  2. MPR[4:3] 00 = Sub 1X refresh; MPR[4:3] 01 = 1X refresh; MPR[4:3] 10 = 2X refresh;  
MPR[4:3] 11 = Reserved

## MPR Reads

MPR reads are supported using BL8 and BC4 modes. Burst length on-the-fly is not supported for MPR reads. Data bus inversion (DBI) is not allowed during MPR READ operation; the device will ignore the Read DBI enable setting in MR5 [12] when in MPR mode. READ commands for BC4 are supported with a starting column address of A[2:0] = 000

or 100. After power-up, the content of MPR Page 0 has the default values, which are defined in Table 30. MPR page 0 can be rewritten via an MPR WRITE command. The device maintains the default values unless it is rewritten by the DRAM controller. If the DRAM controller does overwrite the default values (Page 0 only), the device will maintain the new values unless re-initialized or there is power loss.

Timing in MPR mode:

- Reads (back-to-back) from Page 0 may use  $t_{CCD\_S}$  or  $t_{CCD\_L}$  timing between READ commands
- Reads (back-to-back) from Pages 1, 2, or 3 may not use  $t_{CCD\_S}$  timing between READ commands;  $t_{CCD\_L}$  must be used for timing between READ commands

The following steps are required to use the MPR to read out the contents of a mode register (MPR Page  $x$ , MPRy).

1. The DLL must be locked if enabled.
2. Precharge all; wait until  $t_{RP}$  is satisfied.
3. MRS command to MR3[2] = 1 (Enable MPR data flow), MR3[12:11] = MPR read format, and MR3[1:0] MPR page.
  - a. MR3[12:11] MPR read format:
    1. 00 = Serial read format
    2. 01 = Parallel read format
    3. 10 = staggered read format
    4. 11 = RFU
  - b. MR3[1:0] MPR page:
    1. 00 = MPR Page 0
    2. 01 = MPR Page 1
    3. 10 = MPR Page 2
    4. 11 = MPR Page 3
4.  $t_{MRD}$  and  $t_{MOD}$  must be satisfied.
5. Redirect all subsequent READ commands to specific MPR $x$  location.
6. Issue RD or RDA command.
  - a. BA1 and BA0 indicate MPR $x$  location:
    1. 00 = MPR0
    2. 01 = MPR1
    3. 10 = MPR2
    4. 11 = MPR3
  - b. A12/BC = 0 or 1; BL8 or BC4 fixed-only, BC4 OTF not supported.
    1. If BL = 8 and MR0 A[1:0] = 01, A12/BC must be set to 1 during MPR READ commands.
  - c. A2 = burst-type dependant:
    1. BL8: A2 = 0 with burst order fixed at 0, 1, 2, 3, 4, 5, 6, 7
    2. BL8: A2 = 1 not allowed
    3. BC4: A2 = 0 with burst order fixed at 0, 1, 2, 3, T, T, T, T
    4. BC4: A2 = 1 with burst order fixed at 4, 5, 6, 7, T, T, T, T
  - d. A[1:0] = 00, data burst is fixed nibble start at 00.
  - e. Remaining address inputs, including A10, and BG1 and BG0 are "Don't Care."
7. After RL = AL + CL, DRAM bursts data from MPR $x$  location; MPR readout format determined by MR3[A12,11,1,0].
8. Steps 5 through 7 may be repeated to read additional MPR $x$  locations.
9. After the last MPR $x$  READ burst,  $t_{MPRR}$  must be satisfied prior to exiting.
10. Issue MRS command to exit MPR mode; MR3[2] = 0.

11. After the  $t_{MOD}$  sequence is completed, the DRAM is ready for normal operation from the core (such as ACT).

## MPR Readout Format

The MPR read data format can be set to three different settings: serial, parallel, and staggered.

### MPR Readout Serial Format

The serial format is required when enabling the MPR function to read out the contents of an MRx, temperature sensor status, and the command address parity error frame. However, data bus calibration locations (four 8-bit registers) can be programmed to read out any of the three formats. The DRAM is required to drive associated strobes with the read data similar to normal operation (such as using MRS preamble settings).

Serial format implies that the same pattern is returned on all DQ lanes, as shown the table below, which uses values programmed into the MPR via [7:0] as 0111 1111.

**Table 31: MPR Readout Serial Format**

<b>Serial</b>	<b>UI0</b>	<b>UI1</b>	<b>UI2</b>	<b>UI3</b>	<b>UI4</b>	<b>UI5</b>	<b>UI6</b>	<b>UI7</b>
<b>x4 Device</b>								
DQ0	0	1	1	1	1	1	1	1
DQ1	0	1	1	1	1	1	1	1
DQ2	0	1	1	1	1	1	1	1
DQ3	0	1	1	1	1	1	1	1
<b>x8 Device</b>								
DQ0	0	1	1	1	1	1	1	1
DQ1	0	1	1	1	1	1	1	1
DQ2	0	1	1	1	1	1	1	1
DQ3	0	1	1	1	1	1	1	1
DQ4	0	1	1	1	1	1	1	1
DQ5	0	1	1	1	1	1	1	1
DQ6	0	1	1	1	1	1	1	1
DQ7	0	1	1	1	1	1	1	1
<b>x16 Device</b>								
DQ0	0	1	1	1	1	1	1	1
DQ1	0	1	1	1	1	1	1	1
DQ2	0	1	1	1	1	1	1	1
DQ3	0	1	1	1	1	1	1	1
DQ4	0	1	1	1	1	1	1	1
DQ5	0	1	1	1	1	1	1	1
DQ6	0	1	1	1	1	1	1	1
DQ7	0	1	1	1	1	1	1	1
DQ8	0	1	1	1	1	1	1	1

**Table 31: MPR Readout Serial Format (Continued)**

<b>Serial</b>	<b>UI0</b>	<b>UI1</b>	<b>UI2</b>	<b>UI3</b>	<b>UI4</b>	<b>UI5</b>	<b>UI6</b>	<b>UI7</b>
DQ9	0	1	1	1	1	1	1	1
DQ10	0	1	1	1	1	1	1	1
DQ11	0	1	1	1	1	1	1	1
DQ12	0	1	1	1	1	1	1	1
DQ13	0	1	1	1	1	1	1	1
DQ14	0	1	1	1	1	1	1	1
DQ15	0	1	1	1	1	1	1	1

### **MPR Readout Parallel Format**

Parallel format implies that the MPR data is returned in the first data UI and then repeated in the remaining UIs of the burst, as shown in the table below. Data pattern location 0 is the only location used for the parallel format. RD/RDA from data pattern locations 1, 2, and 3 are not allowed with parallel data return mode. In this example, the pattern programmed in the data pattern location 0 is 0111 1111. The x4 configuration only outputs the first four bits (0111 in this example). For the x16 configuration, the same pattern is repeated on both the upper and lower bytes.

**Table 32: MPR Readout – Parallel Format**

<b>Parallel</b>	<b>UI0</b>	<b>UI1</b>	<b>UI2</b>	<b>UI3</b>	<b>UI4</b>	<b>UI5</b>	<b>UI6</b>	<b>UI7</b>
<b>x4 Device</b>								
DQ0	0	0	0	0	0	0	0	0
DQ1	1	1	1	1	1	1	1	1
DQ2	1	1	1	1	1	1	1	1
DQ3	1	1	1	1	1	1	1	1
<b>x8 Device</b>								
DQ0	0	0	0	0	0	0	0	0
DQ1	1	1	1	1	1	1	1	1
DQ2	1	1	1	1	1	1	1	1
DQ3	1	1	1	1	1	1	1	1
DQ4	1	1	1	1	1	1	1	1
DQ5	1	1	1	1	1	1	1	1
DQ6	1	1	1	1	1	1	1	1
DQ7	1	1	1	1	1	1	1	1
<b>x16 Device</b>								
DQ0	0	0	0	0	0	0	0	0
DQ1	1	1	1	1	1	1	1	1
DQ2	1	1	1	1	1	1	1	1
DQ3	1	1	1	1	1	1	1	1
DQ4	1	1	1	1	1	1	1	1

**Table 32: MPR Readout – Parallel Format (Continued)**

<b>Parallel</b>	<b>UI0</b>	<b>UI1</b>	<b>UI2</b>	<b>UI3</b>	<b>UI4</b>	<b>UI5</b>	<b>UI6</b>	<b>UI7</b>
DQ5	1	1	1	1	1	1	1	1
DQ6	1	1	1	1	1	1	1	1
DQ7	1	1	1	1	1	1	1	1
DQ8	0	0	0	0	0	0	0	0
DQ9	1	1	1	1	1	1	1	1
DQ10	1	1	1	1	1	1	1	1
DQ11	1	1	1	1	1	1	1	1
DQ12	1	1	1	1	1	1	1	1
DQ13	1	1	1	1	1	1	1	1
DQ14	1	1	1	1	1	1	1	1
DQ15	1	1	1	1	1	1	1	1

### **MPR Readout Staggered Format**

Staggered format of data return is defined as the staggering of the MPR data across the lanes. In this mode, an RD/RDA command is issued to a specific data pattern location and then the data is returned on the DQ from each of the different data pattern locations. For the x4 configuration, an RD/RDA to data pattern location 0 will result in data from location 0 being driven on DQ0, data from location 1 being driven on DQ1, data from location 2 being driven on DQ2, and so on, as shown below. Similarly, an RD/RDA command to data pattern location 1 will result in data from location 1 being driven on DQ0, data from location 2 being driven on DQ1, data from location 3 being driven on DQ2, and so on. Examples of different starting locations are also shown.

**Table 33: MPR Readout Staggered Format, x4**

<b>x4 READ MPRO Command</b>		<b>x4 READ MPR1 Command</b>		<b>x4 READ MPR2 Command</b>		<b>x4 READ MPR3 Command</b>	
<b>Stagger</b>	<b>UI[7:0]</b>	<b>Stagger</b>	<b>UI[7:0]</b>	<b>Stagger</b>	<b>UI[7:0]</b>	<b>Stagger</b>	<b>UI[7:0]</b>
DQ0	MPRO0	DQ0	MPR1	DQ0	MPR2	DQ0	MPR3
DQ1	MPR1	DQ1	MPR2	DQ1	MPR3	DQ1	MPRO0
DQ2	MPR2	DQ2	MPR3	DQ2	MPRO0	DQ2	MPR1
DQ3	MPR3	DQ3	MPRO0	DQ3	MPR1	DQ3	MPR2

It is expected that the DRAM can respond to back-to-back RD/RDA commands to the MPR for all DDR4 frequencies so that a sequence (such as the one that follows) can be created on the data bus with no bubbles or clocks between read data. In this case, the system memory controller issues a sequence of RD(MPRO), RD(MPR1), RD(MPR2), RD(MPR3), RD(MPRO), RD(MPR1), RD(MPR2), and RD(MPR3).

**Table 34: MPR Readout Staggered Format, x4 – Consecutive READs**

<b>Stagger</b>	<b>UI[7:0]</b>	<b>UI[15:8]</b>	<b>UI[23:16]</b>	<b>UI[31:24]</b>	<b>UI[39:32]</b>	<b>UI[47:40]</b>	<b>UI[55:48]</b>	<b>UI[63:56]</b>
DQ0	MPRO0	MPR1	MPR2	MPR3	MPRO0	MPR1	MPR2	MPR3
DQ1	MPR1	MPR2	MPR3	MPRO0	MPR1	MPR2	MPR3	MPRO0

**Table 34: MPR Readout Staggered Format, x4 – Consecutive READs (Continued)**

Stagger	UI[7:0]	UI[15:8]	UI[23:16]	UI[31:24]	UI[39:32]	UI[47:40]	UI[55:48]	UI[63:56]
DQ2	MPR2	MPR3	MPR0	MPR1	MPR2	MPR3	MPR0	MPR1
DQ3	MPR3	MPR0	MPR1	MPR2	MPR3	MPR0	MPR1	MPR2


For the x8 configuration, the same pattern is repeated on the lower nibble as on the upper nibble. READs to other MPR data pattern locations follow the same format as the x4 case. A read example to MPR0 for x8 and x16 configurations is shown below.

**Table 35: MPR Readout Staggered Format, x8 and x16**

x8 READ MPR0 Command		x16 READ MPR0 Command		x16 READ MPR0 Command	
Stagger	UI[7:0]	Stagger	UI[7:0]	Stagger	UI[7:0]
DQ0	MPR0	DQ0	MPR0	DQ8	MPR0
DQ1	MPR1	DQ1	MPR1	DQ9	MPR1
DQ2	MPR2	DQ2	MPR2	DQ10	MPR2
DQ3	MPR3	DQ3	MPR3	DQ11	MPR3
DQ4	MPR0	DQ4	MPR0	DQ12	MPR0
DQ5	MPR1	DQ5	MPR1	DQ13	MPR1
DQ6	MPR2	DQ6	MPR2	DQ14	MPR2
DQ7	MPR3	DQ7	MPR3	DQ15	MPR3

## MPR READ Waveforms


The following waveforms show MPR read accesses.

**Figure 33: MPR READ Timing**



- Notes:
- $t_{CCD\_S} = 4t_{CK}$ , Read Preamble =  $1t_{CK}$ .
  - Address setting:  
 $A[1:0] = 00b$  (data burst order is fixed starting at nibble, always 00b here)

- A2 = 0b (for BL = 8, burst order is fixed at 0, 1, 2, 3, 4, 5, 6, 7)  
 BA1 and BA0 indicate the MPR location  
 A10 and other address pins are "Don't Care," including BG1 and BG0. A12 is "Don't Care" when MR0 A[1:0] = 00 or 10 and must be 1b when MR0 A[1:0] = 01
3. Multipurpose registers read/write disable (MR3 A2 = 0).
  4. Continue with regular DRAM command.
  5. Parity latency (PL) is added to data output delay when CA parity latency mode is enabled.

**Figure 34: MPR Back-to-Back READ Timing**



- Notes:
1.  $t_{CCD\_S} = 4t_{CK}$ , Read Preamble = 1 $t_{CK}$ .
  2. Address setting:  
 $A[1:0] = 00b$  (data burst order is fixed starting at nibble, always 00b here)  
 $A2 = 0b$  (for BL = 8, burst order is fixed at 0, 1, 2, 3, 4, 5, 6, 7; for BC = 4, burst order is fixed at 0, 1, 2, 3, T, T, T, T)  
 BA1 and BA0 indicate the MPR location  
 A10 and other address pins are "Don't Care," including BG1 and BG0. A12 is "Don't Care" when MR0 A[1:0] = 00 or 10 and must be 1b when MR0 A[1:0] = 01
  3. Parity latency (PL) is added to data output delay when CA parity latency mode is enabled.

**Figure 35: MPR READ-to-WRITE Timing**

**Notes:**

1. Address setting:  
 A[1:0] = 00b (data burst order is fixed starting at nibble, always 00b here)  
 A2 = 0b (for BL = 8, burst order is fixed at 0, 1, 2, 3, 4, 5, 6, 7)  
 BA1 and BA0 indicate the MPR location  
 A10 and other address pins are "Don't Care," including BG1 and BG0. A12 is "Don't Care" when MR0 A[1:0] = 00 and must be 1b when MR0 A[1:0] = 01
2. Address setting:  
 BA1 and BA0 indicate the MPR location  
 A[7:0] = data for MPR  
 BA1 and BA0 indicate the MPR location  
 A10 and other address pins are "Don't Care"
3. Parity latency (PL) is added to data output delay when CA parity latency mode is enabled.

## MPR Writes

MPR access mode allows 8-bit writes to the MPR Page 0 using the address bus A[7:0]. Data bus inversion (DBI) is not allowed during MPR WRITE operation. The DRAM will maintain the new written values unless re-initialized or there is power loss.

The following steps are required to use the MPR to write to mode register MPR Page 0.


1. The DLL must be locked if enabled.
2. Precharge all; wait until tRP is satisfied.
3. MRS command to MR3[2] = 1 (enable MPR data flow) and MR3[1:0] = 00 (MPR Page 0); writes to 01, 10, and 11 are not allowed.
4. tMRD and tMOD must be satisfied.
5. Redirect all subsequent WRITE commands to specific MPRx location.
6. Issue WR or WRA command:
  - a. BA1 and BA0 indicate MPRx location
    1. 00 = MPR0
    2. 01 = MPR1
    3. 10 = MPR2
    4. 11 = MPR3
  - b. A[7:0] = data for MPR Page 0, mapped A[7:0] to UI[7:0].

- c. Remaining address inputs, including A10, and BG1 and BG0 are "Don't Care."
- 7.  $t_{WR\_MPR}$  must be satisfied to complete MPR WRITE.
- 8. Steps 5 through 7 may be repeated to write additional MPRx locations.
- 9. After the last MPRx WRITE,  $t_{MPRR}$  must be satisfied prior to exiting.
- 10. Issue MRS command to exit MPR mode; MR3[2] = 0.
- 11. When the  $t_{MOD}$  sequence is completed, the DRAM is ready for normal operation from the core (such as ACT).


## MPR WRITE Waveforms

The following waveforms show MPR write accesses.

**Figure 36: MPR WRITE and WRITE-to-READ Timing**




- Notes:
1. Multipurpose registers read/write enable (MR3 A2 = 1).
  2. Address setting:  
BA1 and BA0 indicate the MPR location  
A10 and other address pins are "Don't Care"
  3. Parity latency (PL) is added to data output delay when CA parity latency mode is enabled.

**Figure 37: MPR Back-to-Back WRITE Timing**



Note: 1. Address setting:  
 BA1 and BA0 indicate the MPR location  
 A[7:0] = data for MPR  
 A10 and other address pins are "Don't Care"

## MPR REFRESH Waveforms


The following waveforms show MPR accesses interaction with refreshes.

**Figure 38: REFRESH Timing**


Notes: 1. Multipurpose registers read/write enable (MR3 A2 = 1). Redirect all subsequent read and writes to MPR locations.  
 2. 1x refresh is only allowed when MPR mode is enabled.

**Figure 39: READ-to-REFRESH Timing**


- Notes:
1. Address setting:  
 A[1:0] = 00b (data burst order is fixed starting at nibble, always 00b here)  
 A2 = 0b (for BL = 8, burst order is fixed at 0, 1, 2, 3, 4, 5, 6, 7)  
 BA1 and BA0 indicate the MPR location  
 A10 and other address pins are "Don't Care," including BG1 and BG0. A12 is "Don't Care" when MR0 A[1:0] = 00 or 10, and must be 1b when MR0 A[1:0] = 01
  2. 1x refresh is only allowed when MPR mode is enabled.

**Figure 40: WRITE-to-REFRESH Timing**


- Notes:
1. Address setting:  
 BA1 and BA0 indicate the MPR location



## 4Gb: x4, x8, x16 DDR4 SDRAM Multipurpose Register

A[7:0] = data for MPR

A10 and other address pins are "Don't Care"

2. 1x refresh is only allowed when MPR mode is enabled.

## Gear-Down Mode

The DDR4 SDRAM defaults in 1/2 rate (1N) clock mode and uses a low-frequency MRS command (the MRS command has relaxed setup and hold) followed by a sync pulse (first CS pulse after MRS setting) to align the proper clock edge for operating the control lines CS\_n, CKE, and ODT when in 1/4 rate (2N) mode. Gear-down mode is only supported at DDR4-2666 and faster. For operation in 1/2 rate mode, neither an MRS command or a sync pulse is required. Gear-down mode may only be entered during initialization or self refresh exit and may only be exited during self refresh exit. CAL mode and CA parity mode must be disabled prior to gear-down mode entry. The two modes may be enabled after  $t_{SYNC\_GEAR}$  and  $t_{CMD\_GEAR}$  periods have been satisfied. The general sequence for operation in 1/4 rate during initialization is as follows:

1. The device defaults to a 1N mode internal clock at power-up/reset.
2. Assertion of reset.
3. Assertion of CKE enables the DRAM.
4. MRS is accessed with a low-frequency  $N \times t_{CK}$  gear-down MRS command. ( $Nt_{CK}$  static MRS command is qualified by 1N CS\_n.)
5. The memory controller will send a 1N sync pulse with a low-frequency  $N \times t_{CK}$  NOP command.  $t_{SYNC\_GEAR}$  is an even number of clocks. The sync pulse is on an even edge clock boundary from the MRS command.
6. Initialization sequence, including the expiration of  $t_{DLLK}$  and  $t_{ZQinit}$ , starts in 2N mode after  $t_{CMD\_GEAR}$  from 1N sync pulse.

The device resets to 1N gear-down mode after entering self refresh. The general sequence for operation in gear-down after self refresh exit is as follows:

1. MRS is set to 1, via MR3[3], with a low-frequency  $N \times t_{CK}$  gear-down MRS command.
  - a. The  $Nt_{CK}$  static MRS command is qualified by 1N CS\_n, which meets  $t_{XS}$  or  $t_{XS\_ABORT}$ .
  - b. Only a REFRESH command may be issued to the DRAM before the  $Nt_{CK}$  static MRS command.
2. The DRAM controller sends a 1N sync pulse with a low-frequency  $N \times t_{CK}$  NOP command.
  - a.  $t_{SYNC\_GEAR}$  is an even number of clocks.
  - b. The sync pulse is on even edge clock boundary from the MRS command.
3. A valid command not requiring locked DLL is available in 2N mode after  $t_{CMD\_GEAR}$  from the 1N sync pulse.
  - a. A valid command requiring locked DLL is available in 2N mode after  $t_{XSDLK}$  or  $t_{DLLK}$  from the 1N sync pulse.
4. If operation is in 1N mode after self refresh exit,  $N \times t_{CK}$  MRS command or sync pulse is not required during self refresh exit. The minimum exit delay to the first valid command is  $t_{XS}$ , or  $t_{XS\_ABORT}$ .


The DRAM may be changed from 2N to 1N by entering self refresh mode, which will reset to 1N mode. Changing from 2N to by any other means can result in loss of data and make operation of the DRAM uncertain.

When operating in 2N gear-down mode, the following MR settings apply:


- CAS latency (MR0[6:4,2]): Even number of clocks
- Write recovery and read to precharge (MR0[11:9]): Even number of clocks
- Additive latency (MR1[4:3]): CL - 2
- CAS WRITE latency (MR2 A[5:3]): Even number of clocks

- CS to command/address latency mode (MR4[8:6]): Even number of clocks
- CA parity latency mode (MR5[2:0]): Even number of clocks


**Figure 41: Clock Mode Change from 1/2 Rate to 1/4 Rate (Initialization)**



**Figure 42: Clock Mode Change After Exiting Self Refresh**



**Figure 43: Comparison Between Gear-Down Disable and Gear-Down Enable**



## Maximum Power-Saving Mode


Maximum power-saving mode provides the lowest power mode where data retention is not required. When the device is in the maximum power-saving mode, it does not maintain data retention or respond to any external command, except the MAXIMUM POWER SAVING MODE EXIT command and during the assertion of RESET\_n signal LOW. This mode is more like a “hibernate mode” than a typical power-saving mode. The intent is to be able to park the DRAM at a very low-power state; the device can be switched to an active state via the per-DRAM addressability (PDA) mode.

## Maximum Power-Saving Mode Entry

Maximum power-saving mode is entered through an MRS command. For devices with shared control/address signals, a single DRAM device can be entered into the maximum power-saving mode using the per-DRAM addressability MRS command. Large CS\_n hold time to CKE upon the mode exit could cause DRAM malfunction; as a result, CA parity, CAL, and gear-down modes must be disabled prior to the maximum power-saving mode entry MRS command.

The MRS command may use both address and DQ information, as defined in the Per-DRAM Addressability section. As illustrated in the figure below, after  $t_{MPED}$  from the mode entry MRS command, the DRAM is not responsive to any input signals except CKE, CS\_n, and RESET\_n. All other inputs are disabled (external input signals may become High-Z). The system will provide a valid clock until  $t_{CKMPE}$  expires, at which time clock inputs (CK) should be disabled (external clock signals may become High-Z).


**Figure 44: Maximum Power-Saving Mode Entry**



## Maximum Power-Saving Mode Entry in PDA

The sequence and timing required for the maximum power-saving mode with the per-DRAM addressability enabled is illustrated in the figure below.


**Figure 45: Maximum Power-Saving Mode Entry with PDA**



## CKE Transition During Maximum Power-Saving Mode

The following figure shows how to maintain maximum power-saving mode even though the CKE input may toggle. To prevent the device from exiting the mode, CS\_n should be HIGH at the CKE LOW-to-HIGH edge, with appropriate setup ( $t_{MPX\_S}$ ) and hold ( $t_{MPX\_H}$ ) timings.

**Figure 46: Maintaining Maximum Power-Saving Mode with CKE Transition**




## Maximum Power-Saving Mode Exit

To exit the maximum power-saving mode, CS\_n should be LOW at the CKE LOW-to-HIGH transition, with appropriate setup ( $t_{MPX\_S}$ ) and hold ( $t_{MPX\_LH}$ ) timings, as

shown in the figure below. Because the clock receivers ( $\text{CK}_t$ ,  $\text{CK}_c$ ) are disabled during this mode,  $\text{CS}_n = \text{LOW}$  is captured by the rising edge of the  $\text{CKE}$  signal. If the  $\text{CS}_n$  signal level is detected LOW, the DRAM clears the maximum power-saving mode MRS bit and begins the exit procedure from this mode. The external clock must be restarted and be stable by  $t_{CKMPX}$  before the device can exit the maximum power-saving mode. During the exit time ( $t_{XMP}$ ), only NOP and DES commands are allowed: NOP during  $t_{MPX\_LH}$  and DES the remainder of  $t_{XMP}$ . After  $t_{XMP}$  expires, valid commands not requiring a locked DLL are allowed; after  $t_{XMP\_DLL}$  expires, valid commands requiring a locked DLL are allowed.


**Figure 47: Maximum Power-Saving Mode Exit**



## Command/Address Parity

Command/address (CA) parity takes the CA parity signal (PAR) input carrying the parity bit for the generated address and commands signals and matches it to the internally generated parity from the captured address and commands signals. CA parity is supported in the DLL enabled state only; if the DLL is disabled, CA parity is not supported.

**Figure 48: Command/Address Parity Operation**



CA parity is disabled or enabled via an MRS command. If CA parity is enabled by programming a non-zero value to CA parity latency in the MR, the DRAM will ensure that there is no parity error before executing commands. There is an additional delay required for executing the commands versus when parity is disabled. The delay is programmed in the MR when CA parity is enabled (parity latency) and applied to all commands which are registered by CS\_n (rising edge of CK\_t and falling CS\_n). The command is held for the time of the parity latency (PL) before it is executed inside the device. The command captured by the input clock has an internal delay before executing and is determined with PL. When CA parity is enabled, only DES are allowed between valid commands. ALERT\_n will go active when the DRAM detects a CA parity error.

CA parity covers ACT\_n, RAS\_n/A16, CAS\_n/A15, WE\_n/A14, the address bus including bank address and bank group bits, and C[2:0] on 3DS devices; the control signals CKE, ODT, and CS\_n are not covered. For example, for a 4Gb x4 monolithic device, parity is computed across BG[1:0], BA[1:0], A16/RAS\_n, A15/CAS\_n, A14/WE\_n, A[13:0], and ACT\_n. The DRAM treats any unused address pins internally as zeros; for example, if a common die has stacked pins but the device is used in a monolithic application, then the address pins used for stacking and not connected are treated internally as zeros.

The convention for parity is even parity; for example, valid parity is defined as an even number of ones across the inputs used for parity computation combined with the parity signal. In other words, the parity bit is chosen so that the total number of ones in the transmitted signal, including the parity bit, is even.

If a DRAM device detects a CA parity error in any command qualified by CS\_n, it will perform the following steps:

1. Ignore the erroneous command. Commands in the MAX NnCK window ( $t_{PAR\_UNKNOWN}$ ) prior to the erroneous command are not guaranteed to be executed. When a READ command in this NnCK window is not executed, the device

does not activate DQS outputs. If WRITE CRC is enabled and a WRITE CRC occurs during the 'PAR\_UNKNOWN window, the WRITE CRC Error Status Bit located at MR5[3] may or may not get set. When CA Parity and WRITE CRC are both enabled and a CA Parity occurs, the WRITE CRC Error Status Bit should be reset.

2. Log the error by storing the erroneous command and address bits in the MPR error log.
  3. Set the parity error status bit in the mode register to 1. The parity error status bit must be set before the ALERT\_n signal is released by the DRAM (that is,  $t_{PAR\_ALERT\_ON} + t_{PAR\_ALERT\_PW}$  (MIN)).
  4. Assert the ALERT\_n signal to the host (ALERT\_n is active LOW) within  $t_{PAR\_ALERT\_ON}$  time.
  5. Wait for all in-progress commands to complete. These commands were received  $t_{PAR\_UNKNOWN}$  before the erroneous command.
  6. Wait for  $t_{RAS}$  (MIN) before closing all the open pages. The DRAM is not executing any commands during the window defined by ( $t_{PAR\_ALERT\_ON} + t_{PAR\_ALERT\_PW}$ ).
  7. After  $t_{PAR\_ALERT\_PW}$  (MIN) has been satisfied, the device may de-assert ALERT\_n.
    - a. When the device is returned to a known precharged state, ALERT\_n is allowed to be de-asserted.
  8. After ( $t_{PAR\_ALERT\_PW}$  (MAX)) the DRAM is ready to accept commands for normal operation. Parity latency will be in effect; however, parity checking will not resume until the memory controller has cleared the parity error status bit by writing a zero. The DRAM will execute any erroneous commands until the bit is cleared; unless persistent mode is enabled.
- The DRAM should have only DES commands issued around ALERT\_n going HIGH such that at least 3 clocks prior and 1 clock plus 3ns after the release of ALERT\_n.
  - It is possible that the device might have ignored a REFRESH command during  $t_{PAR\_ALERT\_PW}$  or the REFRESH command is the first erroneous frame, so it is recommended that extra REFRESH cycles be issued, as needed.
  - The parity error status bit may be read anytime after  $t_{PAR\_ALERT\_ON} + t_{PAR\_ALERT\_PW}$  to determine which DRAM had the error. The device maintains the error log for the first erroneous command until the parity error status bit is reset to a zero or a second CA parity occurs prior to resetting.


The mode register for the CA parity error is defined as follows: CA parity latency bits are write only, the parity error status bit is read/write, and error logs are read-only bits. The DRAM controller can only program the parity error status bit to zero. If the DRAM controller illegally attempts to write a 1 to the parity error status bit, the DRAM can not be certain that parity will be checked; the DRAM may opt to block the DRAM controller from writing a 1 to the parity error status bit.

The device supports persistent parity error mode. This mode is enabled by setting MR5[9] = 1; when enabled, CA parity resumes checking after the ALERT\_n is de-asserted, even if the parity error status bit remains a 1. If multiple errors occur before the error status bit is cleared the error log in MPR Page 1 should be treated as "Don't Care." In persistent parity error mode the ALERT\_n pulse will be asserted and de-asserted by the DRAM as defined with the MIN and MAX value  $t_{PAR\_ALERT\_PW}$ . The DRAM controller must issue DESELECT commands once it detects the ALERT\_n signal, this response time is defined as  $t_{PAR\_ALERT\_RSP}$ . The following figures capture the flow of events on the CA bus and the ALERT\_n signal.


**Table 36: Mode Register Setting for CA Parity**

<b>CA Parity Latency MR5[2:0]<sup>1</sup></b>	<b>Applicable Speed Bin</b>	<b>Parity Error Status</b>	<b>Parity Persistent Mode</b>	<b>Erroneous CA Frame</b>
000 = Disabled	N/A	MR5 [4] 0 = Clear MR5 [4] 1 = Error	MR5 [9] 0 = Disabled MR5 [9] 1 = Enabled	C[2:0], ACT_n, BG1, BG0, BA[1:0], PAR, A17, A16/RAS_n, A15/ CAS_n, A14/WE_n, A[13:0]
001 = 4 clocks	1600, 1866, 2133			
010 = 5 clocks	2400, 2666			
011 = 6 clocks	2933, 3200			
100 = 8 clocks	RFU			
101 = Reserved	RFU			
110 = Reserved	RFU			
111 = Reserved	RFU			


- Notes:
1. Parity latency is applied to all commands.
  2. Parity latency can be changed only from a CA parity disabled state; for example, a direct change from PL = 3 to PL = 4 is not allowed. The correct sequence is PL = 3 to disabled to PL = 4.
  3. Parity latency is applied to WRITE and READ latency. WRITE latency = AL + CWL + PL.  
READ latency = AL + CL + PL.

**Figure 49: Command/Address Parity During Normal Operation**



- Notes:
1. DRAM is emptying queues. Precharge all and parity checking are off until parity error status bit is cleared.
  2. Command execution is unknown; the corresponding DRAM internal state change may or may not occur. The DRAM controller should consider both cases and make sure that the command sequence meets the specifications. If WRITE CRC is enabled and a WRITE CRC occurs during the tPAR\_UNKNOWN window, the WRITE CRC Error Status Bit located at MR5[3] may or may not get set.
  3. Normal operation with parity latency (CA parity persistent error mode disabled). Parity checking is off until parity error status bit is cleared.

**Figure 50: Persistent CA Parity Error Checking Operation**



- Notes:
1. DRAM is emptying queues. Precharge all and parity check re-enable finished by  $t_{PAR\_ALERT\_PW}$ .
  2. Command execution is unknown; the corresponding DRAM internal state change may or may not occur. The DRAM controller should consider both cases and make sure that the command sequence meets the specifications. If WRITE CRC is enabled and a WRITE CRC occurs during the  $t_{PAR\_UNKNOWN}$  window, the WRITE CRC Error Status Bit located at MR5[3] may or may not get set
  3. Normal operation with parity latency and parity checking (CA parity persistent error mode enabled).

**Figure 51: CA Parity Error Checking – SRE Attempt**


- Notes:
1. Only DESELECT command is allowed.
  2. SELF REFRESH command error. The DRAM masks the intended SRE command and enters precharge power-down.
  3. Normal operation with parity latency (CA parity persistent error mode disabled). Parity checking is off until the parity error status bit cleared.
  4. The controller cannot disable the clock until it has been capable of detecting a possible CA parity error.
  5. Command execution is unknown; the corresponding DRAM internal state change may or may not occur. The DRAM controller should consider both cases and make sure that the command sequence meets the specifications.
  6. Only a DESELECT command is allowed; CKE may go HIGH prior to Tc2 as long as DES commands are issued.

**Figure 52: CA Parity Error Checking – SRX Attempt**



- Notes:
1. Self refresh abort = disable: MR4 [9] = 0.
  2. Input commands are bounded by  $t_{XS DLL}$ ,  $t_{XS}$ ,  $t_{XS ABORT}$ , and  $t_{XS FAST}$  timing.
  3. Command execution is unknown; the corresponding DRAM internal state change may or may not occur. The DRAM controller should consider both cases and make sure that the command sequence meets the specifications.
  4. Normal operation with parity latency (CA parity persistent error mode disabled). Parity checking off until parity error status bit cleared.
  5. Only an MRS (limited to those described in the SELF REFRESH Operation section), ZQCS, or ZQCL command is allowed.
  6. Valid commands not requiring a locked DLL.
  7. Valid commands requiring a locked DLL.
  8. This figure shows the case from which the error occurred after  $t_{XS FAST}$ . An error may also occur after  $t_{XS ABORT}$  and  $t_{XS}$ .

**Figure 53: CA Parity Error Checking – PDE/PDX**


- Notes:
1. Only DESELECT command is allowed.
  2. Error could be precharge or activate.
  3. Normal operation with parity latency (CA parity persistent error mode disabled). Parity checking is off until parity error status bit cleared.


4. Command execution is unknown; the corresponding DRAM internal state change may or may not occur. The DRAM controller should consider both cases and make sure that the command sequence meets the specifications.
5. Only a DESELECT command is allowed; CKE may go HIGH prior to Td2 as long as DES commands are issued.

**Figure 54: Parity Entry Timing Example –  $t_{MRD\_PAR}$**




Note: 1.  $t_{MRD\_PAR} = t_{MOD} + N$ ; where N is the programmed parity latency.

**Figure 55: Parity Entry Timing Example –  $t_{MOD\_PAR}$**




Note: 1.  $t_{MOD\_PAR} = t_{MOD} + N$ ; where N is the programmed parity latency.

**Figure 56: Parity Exit Timing Example –  $t_{MRD\_PAR}$**




Note: 1.  $t_{MRD\_PAR} = t_{MOD} + N$ ; where N is the programmed parity latency.

**Figure 57: Parity Exit Timing Example –  $t_{MOD\_PAR}$** 


Note: 1.  $t_{MOD\_PAR} = t_{MOD} + N$ ; where N is the programmed parity latency.

**Figure 58: CA Parity Flow Diagram**



## Per-DRAM Addressability


DDR4 allows programmability of a single, specific DRAM on a rank. As an example, this feature can be used to program different ODT or  $V_{REF}$  values on each DRAM on a given rank. Because per-DRAM addressability (PDA) mode may be used to program optimal  $V_{REF}$  for the DRAM, the data set up for first DQ0 transfer or the hold time for the last DQ0 transfer cannot be guaranteed. The DRAM may sample DQ0 on either the first falling or second rising DQS transfer edge. This supports a common implementation between BC4 and BL8 modes on the DRAM. The DRAM controller is required to drive DQ0 to a stable LOW or HIGH state during the length of the data transfer for BC4 and BL8 cases.

1. Before entering PDA mode, write leveling is required.
  - BL8 or BC4 may be used.
2. Before entering PDA mode, the following MR settings are possible:
  - $R_{TT(Park)}$  MR5 A[8:6] = Enable
  - $R_{TT(NOM)}$  MR1 A[10:8] = Enable
3. Enable PDA mode using MR3 [4] = 1. (The default programmed value of MR3[4] = 0.)
4. In PDA mode, all MRS commands are qualified with DQ0. The device captures DQ0 by using DQS signals. If the value on DQ0 is LOW, the DRAM executes the MRS command. If the value on DQ0 is HIGH, the DRAM ignores the MRS command. The controller can choose to drive all the DQ bits.
5. Program the desired DRAM and mode registers using the MRS command and DQ0.
6. In PDA mode, only MRS commands are allowed.
7. The MODE REGISTER SET command cycle time in PDA mode,  $AL + CWL + BL/2 - 0.5t_{CK} + t_{MRD\_PDA} + PL$ , is required to complete the WRITE operation to the mode register and is the minimum time required between two MRS commands.
8. Remove the device from PDA mode by setting MR3[4] = 0. (This command requires DQ0 = 0.)


**Note:** Removing the device from PDA mode will require programming the entire MR3 when the MRS command is issued. This may impact some PDA values programmed within a rank as the EXIT command is sent to the rank. To avoid such a case, the PDA enable/disable control bit is located in a mode register that does not have any PDA mode controls.

In PDA mode, the device captures DQ0 using DQS signals the same as in a normal WRITE operation; however, dynamic ODT is not supported. Extra care is required for the ODT setting. If  $R_{TT(NOM)}$  MR1 [10:8] = enable, device data termination needs to be controlled by the ODT pin, and applies the same timing parameters (defined below).


Symbol	Parameter
DODTLon	Direct ODT turnon latency
DODTloff	Direct ODT turn off latency
$t_{ADC}$	$R_{TT}$ change timing skew
$t_{AONAS}$	Asynchronous $R_{TT(NOM)}$ turn-on delay
$t_{AOFAS}$	Asynchronous $R_{TT(NOM)}$ turn-off delay

**Figure 59: PDA Operation Enabled, BL8**


Note: 1. R<sub>TT</sub>(Park) = Enable; R<sub>TT</sub>(NOM) = Enable; WRITE preamble set = 2<sup>t</sup>CK; and DLL = On.

**Figure 60: PDA Operation Enabled, BC4**


Note: 1. R<sub>TT</sub>(Park) = Enable; R<sub>TT</sub>(NOM) = Enable; WRITE preamble set = 2<sup>t</sup>CK; and DLL = On.

**Figure 61: MRS PDA Exit**



Note: 1.  $R_{TT(Park)}$  = Enable;  $R_{TT(NOM)}$  = Enable; WRITE preamble set =  $2^{tCK}$ ; and DLL = On.

## V<sub>REFDQ</sub> Calibration

The V<sub>REFDQ</sub> level, which is used by the DRAM DQ input receivers, is internally generated. The DRAM V<sub>REFDQ</sub> does not have a default value upon power-up and must be set to the desired value, usually via V<sub>REFDQ</sub> calibration mode. If PDA or PPR modes (hPPR or sPPR) are used prior to V<sub>REFDQ</sub> calibration, V<sub>REFDQ</sub> should initially be set at the midpoint between the V<sub>DD,max</sub> and the LOW as determined by the driver and ODT termination selected with wide voltage swing on the input levels and setup and hold times of approximately 0.75UI. The memory controller is responsible for V<sub>REFDQ</sub> calibration to determine the best internal V<sub>REFDQ</sub> level. The V<sub>REFDQ</sub> calibration is enabled/disabled via MR6[7], MR6[6] selects Range 1 (60% to 92.5% of V<sub>DDQ</sub>) or Range 2 (45% to 77.5% of V<sub>DDQ</sub>), and an MRS protocol using MR6[5:0] to adjust the V<sub>REFDQ</sub> level up and down. MR6[6:0] bits can be altered using the MRS command if MR6[7] is disabled. The DRAM controller will likely use a series of writes and reads in conjunction with V<sub>REFDQ</sub> adjustments to obtain the best V<sub>REFDQ</sub>, which in turn optimizes the data eye.

The internal V<sub>REFDQ</sub> specification parameters are voltage range, step size, V<sub>REF</sub> step time, V<sub>REF</sub> full step time, and V<sub>REF</sub> valid level. The voltage operating range specifies the minimum required V<sub>REF</sub> setting range for DDR4 SDRAM devices. The minimum range is defined by V<sub>REFDQ,min</sub> and V<sub>REFDQ,max</sub>. As noted, a calibration sequence, determined by the DRAM controller, should be performed to adjust V<sub>REFDQ</sub> and optimize the timing and voltage margin of the DRAM data input receivers. The internal V<sub>REFDQ</sub> voltage value may not be exactly within the voltage range setting coupled with the V<sub>REF</sub> set tolerance; the device must be calibrated to the correct internal V<sub>REFDQ</sub> voltage.

**Figure 62: V<sub>REFDQ</sub> Voltage Range**



## V<sub>REFDQ</sub> Range and Levels

**Table 37: V<sub>REFDQ</sub> Range and Levels**

MR6[5:0]	Range 1 MR6[6] 0	Range 2 MR6[6] 1	MR6[5:0]	Range 1 MR6[6] 0	Range 2 MR6[6] 1
00 0000	60.00%	45.00%	01 1010	76.90%	61.90%
00 0001	60.65%	45.65%	01 1011	77.55%	62.55%
00 0010	61.30%	46.30%	01 1100	78.20%	63.20%
00 0011	61.95%	46.95%	01 1101	78.85%	63.85%
00 0100	62.60%	47.60%	01 1110	79.50%	64.50%
00 0101	63.25%	48.25%	01 1111	80.15%	65.15%
00 0110	63.90%	48.90%	10 0000	80.80%	65.80%
00 0111	64.55%	49.55%	10 0001	81.45%	66.45%
00 1000	65.20%	50.20%	10 0010	82.10%	67.10%
00 1001	65.85%	50.85%	10 0011	82.75%	67.75%
00 1010	66.50%	51.50%	10 0100	83.40%	68.40%
00 1011	67.15%	52.15%	10 0101	84.05%	69.05%
00 1100	67.80%	52.80%	10 0110	84.70%	69.70%
00 1101	68.45%	53.45%	10 0111	85.35%	70.35%
00 1110	69.10%	54.10%	10 1000	86.00%	71.00%
00 1111	69.75%	54.75%	10 1001	86.65%	71.65%
01 0000	70.40%	55.40%	10 1010	87.30%	72.30%
01 0001	71.05%	56.05%	10 1011	87.95%	72.95%
01 0010	71.70%	56.70%	10 1100	88.60%	73.60%
01 0011	72.35%	57.35%	10 1101	89.25%	74.25%
01 0100	73.00%	58.00%	10 1110	89.90%	74.90%
01 0101	73.65%	58.65%	10 1111	90.55%	75.55%
01 0110	74.30%	59.30%	11 0000	91.20%	76.20%
01 0111	74.95%	59.95%	11 0001	91.85%	76.85%
01 1000	75.60%	60.60%	11 0010	92.50%	77.50%
01 1001	76.25%	61.25%	11 0011 to 11 1111 = Reserved		

## V<sub>REFDQ</sub> Step Size


The V<sub>REF</sub> step size is defined as the step size between adjacent steps. V<sub>REF</sub> step size ranges from 0.5% V<sub>DDQ</sub> to 0.8% V<sub>DDQ</sub>. However, for a given design, the device has one value for V<sub>REF</sub> step size that falls within the range.

The V<sub>REF</sub> set tolerance is the variation in the V<sub>REF</sub> voltage from the ideal setting. This accounts for accumulated error over multiple steps. There are two ranges for V<sub>REF</sub> set tolerance uncertainty. The range of V<sub>REF</sub> set tolerance uncertainty is a function of number of steps *n*.

The V<sub>REF</sub> set tolerance is measured with respect to the ideal line, which is based on the MIN and MAX V<sub>REF</sub> value endpoints for a specified range. The internal V<sub>REFDQ</sub> voltage

value may not be exactly within the voltage range setting coupled with the V<sub>REF</sub> set tolerance; the device must be calibrated to the correct internal V<sub>REFDQ</sub> voltage.

**Figure 63: Example of V<sub>REF</sub> Set Tolerance and Step Size**



Note: 1. Maximum case shown.


### V<sub>REFDQ</sub> Increment and Decrement Timing

The V<sub>REF</sub> increment/decrement step times are defined by V<sub>REF,time</sub>. V<sub>REF,time</sub> is defined from t0 to t1, where t1 is referenced to the V<sub>REF</sub> voltage at the final DC level within the V<sub>REF</sub> valid tolerance (V<sub>REF,valid,tol</sub>). The V<sub>REF</sub> valid level is defined by V<sub>REF,valid</sub> tolerance to qualify the step time t1. This parameter is used to insure an adequate RC time constant behavior of the voltage level change after any V<sub>REF</sub> increment/decrement adjustment.

**Note:**

- t0 is referenced to the MRS command clock
- t1 is referenced to V<sub>REF,tol</sub>

**Figure 64: V<sub>REFDQ</sub> Timing Diagram for V<sub>REF,time</sub> Parameter**



V<sub>REFDQ</sub> calibration mode is entered via an MRS command, setting MR6[7] to 1 (0 disables V<sub>REFDQ</sub> calibration mode) and setting MR6[6] to either 0 or 1 to select the desired range (MR6[5:0] are "Don't Care"). After V<sub>REFDQ</sub> calibration mode has been entered, V<sub>REFDQ</sub> calibration mode legal commands may be issued once  $t_{VREFDQE}$  has been satisfied. Legal commands for V<sub>REFDQ</sub> calibration mode are ACT, WR, WRA, RD, RDA, PRE, DES, and MRS to set V<sub>REFDQ</sub> values, and MRS to exit V<sub>REFDQ</sub> calibration mode. Also, after V<sub>REFDQ</sub> calibration mode has been entered, "dummy" WRITE commands are allowed prior to adjusting the V<sub>REFDQ</sub> value the first time V<sub>REFDQ</sub> calibration is performed after initialization.

Setting V<sub>REFDQ</sub> values requires MR6[7] be set to 1 and MR6[6] be unchanged from the initial range selection; MR6[5:0] may be set to the desired V<sub>REFDQ</sub> values. If MR6[7] is set to 0, MR6[6:0] are not written. V<sub>REF,time-short</sub> or V<sub>REF,time-long</sub> must be satisfied after each MR6 command to set V<sub>REFDQ</sub> value before the internal V<sub>REFDQ</sub> value is valid.

If PDA mode is used in conjunction with V<sub>REFDQ</sub> calibration, the PDA mode requirement that only MRS commands are allowed while PDA mode is enabled is not waived. That is, the only V<sub>REFDQ</sub> calibration mode legal commands noted above that may be used are the MRS commands: MRS to set V<sub>REFDQ</sub> values and MRS to exit V<sub>REFDQ</sub> calibration mode.

The last MR6[6:0] setting written to MR6 prior to exiting V<sub>REFDQ</sub> calibration mode is the range and value used for the internal V<sub>REFDQ</sub> setting. V<sub>REFDQ</sub> calibration mode may be exited when the DRAM is in idle state. After the MRS command to exit V<sub>REFDQ</sub> calibration mode has been issued, DES must be issued until  $t_{VREFDQX}$  has been satisfied where any legal command may then be issued. V<sub>REFDQ</sub> setting should be updated if the die temperature changes too much from the calibration temperature.

The following are typical script when applying the above rules for V<sub>REFDQ</sub> calibration routine when performing V<sub>REFDQ</sub> calibration in Range 1:

- MR6[7:6]10 [5:0]XXXXXXX.
  - Subsequent legal commands while in V<sub>REFDQ</sub> calibration mode: ACT, WR, WRA, RD, RDA, PRE, DES, and MRS (to set V<sub>REFDQ</sub> values and exit V<sub>REFDQ</sub> calibration mode).

- All subsequent V<sub>REFDQ</sub> calibration MR setting commands are MR6[7:6]10 [5:0]VVVVVV.
  - "VVVVVV" are desired settings for V<sub>REFDQ</sub>.
- Issue ACT/WR/RD looking for pass/fail to determine V<sub>CENT</sub> (midpoint) as needed.
- To exit V<sub>REFDQ</sub> calibration, the last two V<sub>REFDQ</sub> calibration MR commands are:
  - MR6[7:6]10 [5:0]VVVVVV\* where VVVVVV\* = desired value for V<sub>REFDQ</sub>.
  - MR6[7]0 [6:0]XXXXXXXX to exit V<sub>REFDQ</sub> calibration mode.


The following are typical script when applying the above rules for V<sub>REFDQ</sub> calibration routine when performing V<sub>REFDQ</sub> calibration in Range 2:

- MR6[7:6]11 [5:0]XXXXXXXX.
  - Subsequent legal commands while in V<sub>REFDQ</sub> calibration mode: ACT, WR, WRA, RD, RDA, PRE, DES, and MRS (to set V<sub>REFDQ</sub> values and exit V<sub>REFDQ</sub> calibration mode).
- All subsequent V<sub>REFDQ</sub> calibration MR setting commands are MR6[7:6]11 [5:0]VVVVVV.
  - "VVVVVV" are desired settings for V<sub>REFDQ</sub>.
- Issue ACT/WR/RD looking for pass/fail to determine V<sub>CENT</sub> (midpoint) as needed.
- To exit V<sub>REFDQ</sub> calibration, the last two V<sub>REFDQ</sub> calibration MR commands are:
  - MR6[7:6]11 [5:0]VVVVVV\* where VVVVVV\* = desired value for V<sub>REFDQ</sub>.
  - MR6[7]0 [6:0]XXXXXXXX to exit V<sub>REFDQ</sub> calibration mode.

**Note:**


Range may only be set or changed when entering V<sub>REFDQ</sub> calibration mode; changing range while in or exiting V<sub>REFDQ</sub> calibration mode is illegal.

**Figure 65: V<sub>REFDQ</sub> Training Mode Entry and Exit Timing Diagram**




- Notes:
1. New V<sub>REFDQ</sub> values are not allowed with an MRS command during calibration mode entry.
  2. Depending on the step size of the latest programmed V<sub>REF</sub> value, V<sub>REF</sub> must be satisfied before disabling V<sub>REFDQ</sub> training mode.


**Figure 66:  $V_{REF}$  Step: Single Step Size Increment Case**




**Figure 67:  $V_{REF}$  Step: Single Step Size Decrement Case**



**Figure 68: V<sub>REF</sub> Full Step: From V<sub>REF,min</sub> to V<sub>REF,max</sub> Case**



**Figure 69: V<sub>REF</sub> Full Step: From V<sub>REF,max</sub> to V<sub>REF,min</sub> Case**




## V<sub>REFDQ</sub> Target Settings

The V<sub>REFDQ</sub> initial settings are largely dependant on the ODT termination settings. The table below shows all of the possible initial settings available for V<sub>REFDQ</sub> training; it is unlikely the lower ODT settings would be used in most cases.

**Table 38: V<sub>REFDQ</sub> Settings (V<sub>DDQ</sub> = 1.2V)**

R <sub>ON</sub>	ODT	V <sub>X</sub> – V <sub>IN LOW</sub> (mV)	V <sub>REFDQ</sub> (mv)	V <sub>REFDQ</sub> (%V <sub>DDQ</sub> )
34 ohm	34 ohm	600	900	75%
	40 ohm	550	875	73%
	48 ohm	500	850	71%
	60 ohm	435	815	68%
	80 ohm	360	780	65%
	120 ohm	265	732	61%
	240 ohm	150	675	56%
48 ohm	34 ohm	700	950	79%
	40 ohm	655	925	77%
	48 ohm	600	900	75%
	60 ohm	535	865	72%
	80 ohm	450	825	69%
	120 ohm	345	770	64%
	240 ohm	200	700	58%

**Figure 70: V<sub>REFDQ</sub> Equivalent Circuit**


## Connectivity Test Mode

Connectivity test (CT) mode is similar to boundary scan testing but is designed to significantly speed up the testing of electrical continuity of pin interconnections between the device and the memory controller on the PC boards. Designed to work seamlessly with any boundary scan device, CT mode is supported in all  $\times 4$ ,  $\times 8$ , and  $\times 16$  devices (JEDEC states CT mode for  $\times 4$  and  $\times 8$  is not required on 4Gb and is an optional feature on 8Gb and above).

Contrary to other conventional shift-register-based test modes, where test patterns are shifted in and out of the memory devices serially during each clock, the CT mode allows test patterns to be entered on the test input pins in parallel and the test results to be extracted from the test output pins of the device in parallel. These two functions are also performed at the same time, significantly increasing the speed of the connectivity check. When placed in CT mode, the device appears as an asynchronous device to the external controlling agent. After the input test pattern is applied, the connectivity test results are available for extraction in parallel at the test output pins after a fixed propagation delay time.

**Note:** A reset of the device is required after exiting CT mode (see RESET and Initialization Procedure).

## Pin Mapping

Only digital pins can be tested using the CT mode. For the purposes of a connectivity check, all the pins used for digital logic in the device are classified as one of the following types:

- **Test enable (TEN):** When asserted HIGH, this pin causes the device to enter CT mode. In CT mode, the normal memory function inside the device is bypassed and the I/O pins appear as a set of test input and output pins to the external controlling agent. Additionally, the device will set the internal  $V_{REFDQ}$  to  $V_{DDQ} \times 0.5$  during CT mode (this is the only time the DRAM takes direct control over setting the internal  $V_{REFDQ}$ ). The TEN pin is dedicated to the connectivity check function and will not be used during normal device operation.
- **Chip select (CS\_n):** When asserted LOW, this pin enables the test output pins in the device. When de-asserted, these output pins will be High-Z. The CS\_n pin in the device serves as the CS\_n pin in CT mode.
- **Test input:** A group of pins used during normal device operation designated as test input pins. These pins are used to enter the test pattern in CT mode.
- **Test output:** A group of pins used during normal device operation designated as test output pins. These pins are used for extraction of the connectivity test results in CT mode.
- **RESET\_n:** This pin must be fixed high level during CT mode, as in normal function.

**Table 39: Connectivity Mode Pin Description and Switching Levels**

<b>CT Mode Pins</b>	<b>Pin Name During Normal Memory Operation</b>		<b>Switching Level</b>	<b>Notes</b>
Test enable	TEN		CMOS (20%/80% $V_{DD}$ )	1, 2
Chip select	CS_n		$V_{REFCA} \pm 200\text{mV}$	3
Test input	A	BA[1:0], BG[1:0], A[9:0], A10/AP, A11, A12/BC_n, A13, WE_n/A14, CAS_n/A15, RAS_n/A16, CKE, ACT_n, ODT, CLK_t, CLK_c, PAR	$V_{REFCA} \pm 200\text{mV}$	3
	B	LDM_n/LDBI_n, UDM_n/UDBI_n; DM_n/DBI_n	$V_{REFDQ} \pm 200\text{mV}$	4
	C	ALERT_n	CMOS (20%/80% $V_{DD}$ )	2, 5
	D	RESET_n	CMOS (20%/80% $V_{DD}$ )	2
Test output	DQ[15:0], UDQS_t, UDQS_c, LDQS_t, LDQS_c; DQS_t, DQS_c		$V_{TT} \pm 100\text{mV}$	6

Notes:

1. TEN: Connectivity test mode is active when TEN is HIGH and inactive when TEN is LOW. TEN must be LOW during normal operation.
2. CMOS is a rail-to-rail signal with DC HIGH at 80% and DC LOW at 20% of  $V_{DD}$  (960mV for DC HIGH and 240mV for DC LOW.)
3.  $V_{REFCA}$  should be  $V_{DD}/2$ .
4.  $V_{REFDQ}$  should be  $V_{DDQ}/2$ .
5. ALERT\_n switching level is not a final setting.
6.  $V_{TT}$  should be set to  $V_{DD}/2$ .

## Minimum Terms Definition for Logic Equations

The test input and output pins are related by the following equations, where INV denotes a logical inversion operation and XOR a logical exclusive OR operation:

$$\begin{aligned}
 MT0 &= \text{XOR} (A1, A6, \text{PAR}) \\
 MT1 &= \text{XOR} (A8, \text{ALERT\_n}, A9) \\
 MT2 &= \text{XOR} (A2, A5, A13) \\
 MT3 &= \text{XOR} (A0, A7, A11) \\
 MT4 &= \text{XOR} (\text{CK\_c}, \text{ODT}, \text{CAS\_n}/A15) \\
 MT5 &= \text{XOR} (\text{CKE}, \text{RAS\_n}/A16, A10/AP) \\
 MT6 &= \text{XOR} (\text{ACT\_n}, A4, BA1) \\
 MT7 &= \times 16: \text{XOR} (\text{DMU\_n}/\text{DBIU\_n}, \text{DML\_n}/\text{DBIL\_n}, \text{CK\_t}) \\
 &\quad = \times 8: \text{XOR} (\text{BG1}, \text{DML\_n}/\text{DBIL\_n}, \text{CK\_t}) \\
 &\quad = \times 4: \text{XOR} (\text{BG1}, \text{CK\_t}) \\
 MT8 &= \text{XOR} (\text{WE\_n}/A14, A12 / BC, BA0) \\
 MT9 &= \text{XOR} (\text{BG0}, A3, \text{RESET\_n} \text{ and } \text{TEN})
 \end{aligned}$$

## Logic Equations for a x4 Device

$$\begin{aligned}
 DQ0 &= \text{XOR} (MT0, MT1) \\
 DQ1 &= \text{XOR} (MT2, MT3) \\
 DQ2 &= \text{XOR} (MT4, MT5) \\
 DQ3 &= \text{XOR} (MT6, MT7) \\
 DQS_t &= MT8 \\
 DQS_c &= MT9
 \end{aligned}$$

## Logic Equations for a $\times 8$ Device

DQ0 = MT0	DQ5 = MT5
DQ1 = MT1	DQ6 = MT6
DQ2 = MT2	DQ7 = MT7
DQ3 = MT3	DQS_t = MT8
DQ4 = MT4	DQS_c = MT9

## Logic Equations for a $\times 16$ Device


DQ0 = MT0	DQ10 = INV DQ2
DQ1 = MT1	DQ11 = INV DQ3
DQ2 = MT2	DQ12 = INV DQ4
DQ3 = MT3	DQ13 = INV DQ5
DQ4 = MT4	DQ14 = INV DQ6
DQ5 = MT5	DQ15 = INV DQ7
DQ6 = MT6	LDQS_t = MT8
DQ7 = MT7	LDQS_c = MT9
DQ8 = INV DQ0	UDQS_t = INV LDQS_t
DQ9 = INV DQ1	UDQS_c = INV LDQS_c

## CT Input Timing Requirements

Prior to the assertion of the TEN pin, all voltage supplies, including  $V_{REFCA}$ , must be valid and stable and RESET\_n registered high prior to entering CT mode. Upon the assertion of the TEN pin HIGH with RESET\_n, CKE, and CS\_n held HIGH; CLK\_t, CLK\_c, and CKE signals become test inputs within  $t_{CTECT\_Valid}$ . The remaining CT inputs become valid  $t_{CT\_Enable}$  after TEN goes HIGH when CS\_n allows input to begin sampling, provided inputs were valid for at least  $t_{CT\_Valid}$ . While in CT mode, refresh activities in the memory arrays are not allowed; they are initiated either externally (auto refresh) or internally (self refresh).

The TEN pin may be asserted after the DRAM has completed power-on. After the DRAM is initialized and  $V_{REFDQ}$  is calibrated, CT mode may no longer be used. The TEN pin may be de-asserted at any time in CT mode. Upon exiting CT mode, the states and the integrity of the original content of the memory array are unknown. A full reset of the memory device is required.

After CT mode has been entered, the output signals will be stable within  $t_{CT\_Valid}$  after the test inputs have been applied as long as TEN is maintained HIGH and CS\_n is maintained LOW.

**Figure 71: Connectivity Test Mode Entry**


## Post Package Repair

### Post Package Repair

JEDEC defines two modes of Post Package Repair (PPR): soft Post Package Repair (sPPR) and hard Post Package Repair (hPPR). sPPR is non-persistent so the repair row maybe altered; that is, sPPR is NOT a permanent repair and even though it will repair a row, the repair can be reversed, reassigned via another sPPR, or made permanent via hPPR. Hard Post Package Repair is persistent so once the repair row is assigned for a hPPR address, further PPR commands to a previous hPPR section should not be performed, that is, hPPR is a permanent repair; once repaired, it cannot be reversed. The controller provides the failing row address in the hPPR/sPPR sequence to the device to perform the row repair. hPPR Mode and sPPR Mode may not be enabled at the same time.

JEDEC states hPPR is optional for 4Gb and sPPR is optional for 4Gb and 8Gb parts however Micron 4Gb and 8Gb DDR4 DRAMs should have both sPPR and hPPR support. The hPPR support is identified via an MPR read from MPR Page 2, MPR0[7] and sPPR support is identified via an MPR read from MPR Page 2, MPR0[6].

The JEDEC minimum support requirement for DDR4 PPR (hPPR or sPPR) is to provide one row of repair per bank group (BG), x4/x8 have 4 BG and x16 has 2 BG; this is a total of 4 repair rows available on x4/x8 and 2 repair rows available on x16. Micron PPR support exceeds the JEDEC minimum requirements; Micron DDR4 DRAMs have at least one row of repair for each bank which is essentially 4 row repairs per BG for a total of 16 repair rows for x4 and x8 and 8 repair rows for x16; a 4x increase in repair rows.

JEDEC requires the user to have all sPPR row repair addresses reset and cleared prior to enabling hPPR Mode. Micron DDR4 PPR does not have this restriction, the existing sPPR row repair addresses are not required to be cleared prior to entering hPPR mode. Each bank in a BG is PPR independent: sPPR or hPPR issued to a bank will not alter a sPPR row repair existing in a different bank.

#### sPPR followed by sPPR to same bank

When PPR is issued to a bank for the first time and is a sPPR command, the repair row will be a sPPR. When a subsequent sPPR is issued to the same bank, the previous sPPR repair row will be cleared and used for the subsequent sPPR address as the sPPR operation is non-persistent.

#### sPPR followed by hPPR to same bank

When a PPR is issued to a bank for the first time and is a sPPR command, the repair row will be a sPPR. When a subsequent hPPR is issued to the same bank, the initial sPPR repair row will be cleared and used for the hPPR address. If a further subsequent PPR (hPPR or sPPR) is issued to the same bank, the further subsequent PPR ( hPPR or sPPR) repair row will not clear or overwrite the previous hPPR address as the hPPR operation is persistent.

#### hPPR followed by hPPR or sPPR to same bank

When a PPR is issued to a bank for the first time and is a hPPR command, the repair row will be a hPPR. When a subsequent PPR (hPPR or sPPR) is issued to the same bank, the subsequent PPR ( hPPR or sPPR) repair row will not clear or overwrite the initial hPPR address as the initial hPPR is persistent.

## Hard Post Package Repair

All banks must be precharged and idle. DBI and CRC modes must be disabled. Both sPPR and hPPR must be disabled. sPPR is disabled with MR4[5] = 0. hPPR is disabled with MR4[13] = 0, which is the normal state, and hPPR is enabled with MR4 [13]= 1, which is the hPPR enabled state. There are two forms of hPPR mode. Both forms of hPPR have the same entry requirement as defined in the sections below. The first command sequence uses a WRA command and supports data retention with a REFRESH operation except for the bank containing the row that is being repaired; JEDEC has relaxed this requirement and allows BA[0] to be a don't care regarding the banks which are not required to maintain data a REFRESH operation during hPPR. The second command sequence uses a WR command (a REFRESH operation can't be performed in this command sequence). The second command sequence doesn't support data retention for the target DRAM.

### **hPPR Row Repair - Entry**

As stated above, all banks must be precharged and idle. DBI and CRC modes must be disabled, and all timings must be followed as shown in the timing diagram that follows.

All other commands except those listed in the following sequences are illegal.

1. Issue MR4[13] 1 to enter hPPR mode enable.
  - a. All DQ are driven HIGH.
2. Issue four consecutive guard key commands (shown in the table below) to MR0 with each command separated by  $t_{MOD}$ . The PPR guard key settings are the same whether performing sPPR or hPPR mode.
  - a. Any interruption of the key sequence by other commands, such as ACT, WR, RD, PRE, REF, ZQ, and NOP, are not allowed.
  - b. If the guard key bits are not entered in the required order or interrupted with other MR commands, hPPR will not be enabled, and the programming cycle will result in a NOP.
  - c. When the hPPR entry sequence is interrupted and followed by ACT and WR commands, these commands will be conducted as normal DRAM commands.
  - d. JEDEC allows A6:0 to be "Don't Care" on 4Gb and 8Gb devices from a supplier perspective and the user should rely on vendor datasheet.

**Table 40: PPR MR0 Guard Key Settings**

<b>MR0</b>	<b>BG1:0</b>	<b>BA1:0</b>	<b>A17:12</b>	<b>A11</b>	<b>A10</b>	<b>A9</b>	<b>A8</b>	<b>A7</b>	<b>A6:0</b>
First guard key	0	0	xxxxxx	1	1	0	0	1	1111111
Second guard key	0	0	xxxxxx	0	1	1	1	1	1111111
Third Guard key	0	0	xxxxxx	1	0	1	1	1	1111111
Fourth guard key	0	0	xxxxxx	0	0	1	1	1	1111111

### **hPPR Row Repair – WRA Initiated (REF Commands Allowed)**

1. Issue an ACT command with failing BG and BA with the row address to be repaired.
2. Issue a WRA command with BG and BA of failing row address.
  - a. The address must be at valid levels, but the address is "Don't Care."
3. All DQ of the target DRAM should be driven LOW for 4nCK (bit 0 through bit 7) after WL (WL = CWL + AL + PL) in order for hPPR to initiate repair.


- a. Repair **will be** initiated to the target DRAM only if all DQ during bit 0 through bit 7 are LOW. The bank under repair does not get the REFRESH command applied to it.
- b. Repair **will not be** initiated to the target DRAM if any DQ during bit 0 through bit 7 is HIGH.
  - 1. JEDEC states: All DQs of target DRAM should be LOW for  $t^{CK}$ . If HIGH is driven to all DQs of a DRAM consecutively for equal to or longer than  $2^{tCK}$ , then DRAM does not conduct hPPR and retains data if REF command is properly issued; if all DQs are neither LOW for  $4^{tCK}$  nor HIGH for equal to or longer than  $2^{tCK}$ , then hPPR mode execution is unknown.
  - c. DQS should function normally.
- 4. REF command may be issued anytime after the WRA command followed by WL +  $4nCK$  +  $t^{WR}$  +  $t^{RP}$ .
  - a. Multiple REF commands are issued at a rate of  $t^{REFI}$  or  $t^{REFI}/2$ , however back-to-back REF commands must be separated by at least  $t^{REFI}/4$  when the DRAM is in hPPR mode.
  - b. All banks except the bank under repair will perform refresh.
- 5. Issue PRE after  $t^{PGM}$  time so that the device can repair the target row during  $t^{PGM}$  time.
  - a. Wait  $t^{PGM\_Exit}$  after PRE to allow the device to recognize the repaired target row address.
- 6. Issue MR4[13]=0 command to hPPR mode disable.
  - a. Wait  $t^{PGMPST}$  for hPPR mode exit to complete.
  - b. After  $t^{PGMPST}$  has expired, any valid command may be issued.


The entire sequence from hPPR mode enable through hPPR mode disable may be repeated if more than one repair is to be done.

After completing hPPR mode, MR0 must be re-programmed to a prehPPR mode state if the device is to be accessed.

After hPPR mode has been exited, the DRAM controller can confirm if the target row was repaired correctly by writing data into the target row and reading it back.

**Figure 72: hPPR WRA – Entry**



**Figure 73: hPPR WRA – Repair and Exit**




#### **hPPR Row Repair – WR Initiated (REF Commands NOT Allowed)**

1. Issue an ACT command with failing BG and BA with the row address to be repaired.
2. Issue a WR command with BG and BA of failing row address.
  - a. The address must be at valid levels, but the address is "Don't Care."
3. All DQ of the target DRAM should be driven LOW for  $4nCK$  (bit 0 through bit 7) after WL (WL = CWL + AL + PL) in order for hPPR to initiate repair.
  - a. Repair will be initiated to the target DRAM only if all DQ during bit 0 through bit 7 are LOW.
  - b. Repair will not be initiated to the target DRAM if any DQ during bit 0 through bit 7 is HIGH.
    1. JEDEC states: All DQs of target DRAM should be LOW for  $4tCK$ . If HIGH is driven to all DQs of a DRAM consecutively for equal to or longer than  $2tCK$ , then DRAM does not conduct hPPR and retains data if REF command is properly issued; if all DQs are neither LOW for  $4tCK$  nor HIGH for equal to or longer than  $2tCK$ , then hPPR mode execution is unknown.
    - c. DQS should function normally.
4. REF commands may NOT be issued at anytime while in PPT mode.
5. Issue PRE after  $t_{PGM}$  time so that the device can repair the target row during  $t_{PGM}$  time.
  - a. Wait  $t_{PGM\_Exit}$  after PRE to allow the device to recognize the repaired target row address.
6. Issue MR4[13] 0 command to hPPR mode disable.
  - a. Wait  $t_{PGMPST}$  for hPPR mode exit to complete.
  - b. After  $t_{PGMPST}$  has expired, any valid command may be issued.

The entire sequence from hPPR mode enable through hPPR mode disable may be repeated if more than one repair is to be done.

After completing hPPR mode, MR0 must be re-programmed to a prehPPR mode state if the device is to be accessed.

After hPPR mode has been exited, the DRAM controller can confirm if the target row was repaired correctly by writing data into the target row and reading it back.

**Figure 74: hPPR WR – Entry**

**Figure 75: hPPR WR – Repair and Exit**

**Table 41: DDR4 hPPR Timing Parameters DDR4-1600 through DDR4-3200**

Parameter	Symbol		Min	Max	Unit
hPPR programming time	$t_{PGM}$	$\times 4, \times 8$	1000	–	ms
		$\times 16$	2000	–	ms
hPPR precharge exit time	$t_{PGM\_Exit}$		15	–	ns
hPPR exit time	$t_{PGMPST}$		50	–	$\mu s$

### sPPR Row Repair

Soft post package repair (sPPR) is a way to quickly, but temporarily, repair a row element in a bank on a DRAM device, where hPPR takes longer but permanently repairs a row element. sPPR mode is entered in a similar fashion as hPPR, sPPR uses MR4[5] while hPPR uses MR4[13]. sPPR is disabled with MR4[5] = 0, which is the normal state, and sPPR is enabled with MR4[5] = 1, which is the sPPR enabled state.

sPPR requires the same guard key sequence as hPPR to qualify the MR4 PPR entry. After sPPR entry, an ACT command will capture the target bank and target row, herein seed row, where the row repair will be made. After  $t_{RCD}$  time, a WR command is used to select the individual DRAM, through the DQ bits, to transfer the repair address into an internal register in the DRAM. After a write recovery time and PRE command, the sPPR mode can be exited and normal operation can resume.

The DRAM will retain the soft repair information as long as  $V_{DD}$  remains within the operating region unless rewritten by a subsequent sPPR entry to the same bank. If DRAM power is removed or the DRAM is reset, the soft repair will revert to the unrepaird state. hPPR and sPPR should not be enabled at the same time; Micron sPPR does not have to be disabled and cleared prior to entering hPPR mode.

With sPPR, Micron DDR4 can repair one row per bank. When a subsequent sPPR request is made to the same bank, the subsequently issued sPPR address will replace the previous sPPR address. When the hPPR resource for a bank is used up, the bank should be assumed to not have available resources for sPPR. If a repair sequence is issued to a bank with no repair resource available, the DRAM will ignore the programming sequence.

The bank receiving sPPR change is expected to retain memory array data in all rows except for the seed row and its associated row addresses. If the data in the memory array in the bank under sPPR repair is not required to be retained, then the handling of the seed row's associated row addresses is not of interest and can be ignored. If the data in the memory array is required to be retained in the bank under sPPR mode, then prior to executing the sPPR mode, the seed row and its associated row addresses should be backed up and subsequently restored after sPPR has been completed. sPPR associated seed row addresses are specified in the Table below; BA0 is not required by Micron DRAMs however it is JEDEC reserved.

**Table 42: sPPR Associated Rows**

sPPR Associated Row Address							
BA0*	A17	A16	A15	A14	A13	A1	A0

All banks must be precharged and idle. DBI and CRC modes must be disabled, and all sPPR timings must be followed as shown in the timing diagram that follows.

All other commands except those listed in the following sequences are illegal.

1. Issue MR4[5] 1 to enter sPPR mode enable.
  - a. All DQ are driven HIGH.
2. Issue four consecutive guard key commands (shown in the table below) to MR0 with each command separated by  $t_{MOD}$ . Please note that JEDEC recently added the four guard key entry used for hPPR to sPPR entry; early DRAMs may not require four guard key entry code. A prudent controller design should accommodate either option in case an earlier DRAM is used.
  - a. Any interruption of the key sequence by other commands, such as ACT, WR, RD, PRE, REF, ZQ, and NOP, are not allowed.
  - b. If the guard key bits are not entered in the required order or interrupted with other MR commands, sPPR will not be enabled, and the programming cycle will result in a NOP.
  - c. When the sPPR entry sequence is interrupted and followed by ACT and WR commands, these commands will be conducted as normal DRAM commands.

- d. JEDEC allows A6:0 to be "Don't Care" on 4Gb and 8Gb devices from a supplier perspective and the user should rely on vendor datasheet.



**Table 43: PPR MR0 Guard Key Settings**

<b>MR0</b>	<b>BG1:0</b>	<b>BA1:0</b>	<b>A17:12</b>	<b>A11</b>	<b>A10</b>	<b>A9</b>	<b>A8</b>	<b>A7</b>	<b>A6:0</b>
First guard key	0	0	xxxxxx	1	1	0	0	1	1111111
Second guard key	0	0	xxxxxx	0	1	1	1	1	1111111
Third guard key	0	0	xxxxxx	1	0	1	1	1	1111111
Fourth guard key	0	0	xxxxxx	0	0	1	1	1	1111111

3. After  $t_{MOD}$ , issue an ACT command with failing BG and BA with the row address to be repaired.
4. After  $t_{RCD}$ , issue a WR command with BG and BA of failing row address.
  - a. The address must be at valid levels, but the address is a "Don't Care."
5. All DQ of the target DRAM should be driven LOW for  $4nCK$  (bit 0 through bit 7) after WL ( $WL = CWL + AL + PL$ ) in order for sPPR to initiate repair.
  - a. Repair will be initiated to the target DRAM only if all DQ during bit 0 through bit 7 are LOW.
  - b. Repair will not be initiated to the target DRAM if any DQ during bit 0 through bit 7 is HIGH.
    1. JEDEC states: All DQs of target DRAM should be LOW for  $4t_{CK}$ . If HIGH is driven to all DQs of a DRAM consecutively for equal to or longer than the first  $2t_{CK}$ , then DRAM does not conduct hPPR and retains data if REF command is properly issued; if all DQs are neither LOW for  $4t_{CK}$  nor HIGH for equal to or longer than the first  $2t_{CK}$ , then hPPR mode execution is unknown.
    - c. DQS should function normally.
6. REF command may NOT be issued at anytime while in sPPR mode.
7. Issue PRE after  $t_{WR}$  time so that the device can repair the target row during  $t_{WR}$  time.
  - a. Wait  $t_{PGM\_Exit\_s}$  after PRE to allow the device to recognize the repaired target row address.
8. Issue MR4[5] 0 command to sPPR mode disable.
  - a. Wait  $t_{PGMPST\_s}$  for sPPR mode exit to complete.
  - b. After  $t_{PGMPST\_s}$  has expired, any valid command may be issued.

The entire sequence from sPPR mode enable through sPPR mode disable may be repeated if more than one repair is to be done.

After sPPR mode has been exited, the DRAM controller can confirm if the target row was repaired correctly by writing data into the target row and reading it back.

**Figure 76: sPPR – Entry**

**Figure 77: sPPR – Repair, and Exit**

**Table 44: DDR4 sPPR Timing Parameters DDR4-1600 through DDR4-3200**

Parameter	Symbol	Min	Max	Unit
sPPR programming time	$t_{PGM\_s}$	$t_{RCD}(\text{MIN}) + WL + 4nCK + t_{WR}(\text{MIN})$	–	ns
sPPR precharge exit time	$t_{PGM\_Exit\_s}$	20	–	ns
sPPR exit time	$t_{PGMPST\_s}$	$t_{MOD}$	–	ns

### hPPR/sPPR Support Identifier

**Table 45: DDR4 Repair Mode Support Identifier**

MPR Page 2	A7	A6	A5	A4	A3	A2	A1	A0
	UI0	UI1	UI2	UI3	UI4	UI5	UI6	UI7

**Table 45: DDR4 Repair Mode Support Identifier (Continued)**

MPRO	hPPR <sup>1</sup>	sPPR <sup>2</sup>	R <sub>TT_WR</sub>	Temp sensor	CRC	R <sub>TT_WR</sub>
------	-------------------	-------------------	--------------------	-------------	-----	--------------------

- Notes:
1. 0 = hPPR mode is not available, 1 = hPPR mode is available.
  2. 0 = sPPR mode is not available, 1 = sPPR mode is available.
  3. Gray shaded areas are for reference only.

## Excessive Row Activation

Rows can be accessed a limited number of times within a certain time period before adjacent rows require refresh. The maximum activate count (MAC) is the maximum number of activates that a single row can sustain within a time interval of equal to or less than the maximum activate window ( $t_{MAW}$ ) before the adjacent rows need to be refreshed, regardless of how the activates are distributed over  $t_{MAW}$ .

Micron's DDR4 devices automatically perform a type of TRR mode in the background and provide an MPR Page 3 MPR3[3:0] of 1000, indicating there is no restriction to the number of ACTIVATE commands to a given row in a refresh period provided DRAM timing specifications are not violated.

**Table 46: MAC Encoding of MPR Page 3 MPR3**

[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]	MAC	Comments
x	x	x	x	0	0	0	0	Untested	The device has not been tested for MAC.
x	x	x	x	0	0	0	1	$t_{MAC} = 700K$	
x	x	x	x	0	0	1	0	$t_{MAC} = 600K$	
x	x	x	x	0	0	1	1	$t_{MAC} = 500K$	
x	x	x	x	0	1	0	0	$t_{MAC} = 400K$	
x	x	x	x	0	1	0	1	$t_{MAC} = 300K$	
x	x	x	x	0	1	1	0	Reserved	
x	x	x	x	0	1	1	1	$t_{MAC} = 200K$	
x	x	x	x	1	0	0	0	Unlimited	There is no restriction to the number of ACTIVATE commands to a given row in a refresh period provided DRAM timing specifications are not violated.
x	x	x	x	1	0	0	1	Reserved	
x	x	x	x	:	:	:	:	Reserved	
x	x	x	x	1	1	1	1	Reserved	


Note: 1. MAC encoding in MPR Page 3 MPR3.

## ACTIVATE Command

The ACTIVATE command is used to open (activate) a row in a particular bank for subsequent access. The values on the BG[1:0] inputs select the bank group, the BA[1:0] inputs select the bank within the bank group, and the address provided on inputs A[17:0] selects the row within the bank. This row remains active (open) for accesses until a PRECHARGE command is issued to that bank. A PRECHARGE command must be issued before opening a different row in the same bank. Bank-to-bank command timing for ACTIVATE commands uses two different timing parameters, depending on whether the banks are in the same or different bank group.  $t_{RRD\_S}$  (short) is used for timing between banks located in different bank groups.  $t_{RRD\_L}$  (long) is used for timing between banks located in the same bank group. Another timing restriction for consecutive ACTIVATE commands [issued at  $t_{RRD}$  (MIN)] is  $t_{FAW}$  (fifth activate window). Because there is a maximum of four banks in a bank group, the  $t_{FAW}$  parameter applies across differ-


ent bank groups (five ACTIVATE commands issued at  $t_{RRD\_L}$  (MIN) to the same bank group would be limited by  $t_{RC}$ ).

**Figure 78:  $t_{RRD}$  Timing**



- Notes:
1.  $t_{RRD\_S}$ ; ACTIVATE-to-ACTIVATE command period (short); applies to consecutive ACTIVATE commands to different bank groups (that is, T0 and T4).
  2.  $t_{RRD\_L}$ ; ACTIVATE-to-ACTIVATE command period (long); applies to consecutive ACTIVATE commands to the different banks in the same bank group (that is, T4 and T10).

**Figure 79:  $t_{FAW}$  Timing**



- Note:
1.  $t_{FAW}$ ; four activate windows.

## PRECHARGE Command

The PRECHARGE command is used to deactivate the open row in a particular bank or the open row in all banks. The bank(s) will be available for a subsequent row activation for a specified time ( $t_{RP}$ ) after the PRECHARGE command is issued. An exception to this is the case of concurrent auto precharge, where a READ or WRITE command to a different bank is allowed as long as it does not interrupt the data transfer in the current bank and does not violate any other timing parameters.

After a bank is precharged, it is in the idle state and must be activated prior to any READ or WRITE commands being issued to that bank. A PRECHARGE command is allowed if there is no open row in that bank (idle state) or if the previously open row is already in the process of precharging. However, the precharge period will be determined by the last PRECHARGE command issued to the bank.

The auto precharge feature is engaged when a READ or WRITE command is issued with A10 HIGH. The auto precharge feature uses the RAS lockout circuit to internally delay the PRECHARGE operation until the ARRAY RESTORE operation has completed. The RAS lockout circuit feature allows the PRECHARGE operation to be partially or completely hidden during burst READ cycles when the auto precharge feature is engaged. The PRECHARGE operation will not begin until after the last data of the burst write sequence is properly stored in the memory array.

## REFRESH Command


The REFRESH command (REF) is used during normal operation of the device. This command is nonpersistent, so it must be issued each time a refresh is required. The device requires REFRESH cycles at an average periodic interval of  $t_{REFI}$ . When CS\_n, RAS\_n/A16, and CAS\_n/A15 are held LOW and WE\_n/A14 HIGH at the rising edge of the clock, the device enters a REFRESH cycle. All banks of the SDRAM must be precharged and idle for a minimum of the precharge time,  $t_{RP}(\text{MIN})$ , before the REFRESH command can be applied. The refresh addressing is generated by the internal DRAM refresh controller. This makes the address bits “Don’t Care” during a REFRESH command. An internal address counter supplies the addresses during the REFRESH cycle. No control of the external address bus is required once this cycle has started. When the REFRESH cycle has completed, all banks of the SDRAM will be in the precharged (idle) state. A delay between the REFRESH command and the next valid command, except DES, must be greater than or equal to the minimum REFRESH cycle time  $t_{RFC}(\text{MIN})$ , as shown in Figure 80 (page 142).

**Note:** The  $t_{RFC}$  timing parameter depends on memory density.



In general, a REFRESH command needs to be issued to the device regularly every  $t_{REFI}$  interval. To allow for improved efficiency in scheduling and switching between tasks, some flexibility in the absolute refresh interval is provided for postponing and pulling-in the REFRESH command. A limited number REFRESH commands can be postponed depending on refresh mode: a maximum of 8 REFRESH commands can be postponed when the device is in 1X refresh mode; a maximum of 16 REFRESH commands can be postponed when the device is in 2X refresh mode; and a maximum of 32 REFRESH commands can be postponed when the device is in 4X refresh mode.

When 8 consecutive REFRESH commands are postponed, the resulting maximum interval between the surrounding REFRESH commands is limited to  $9 \times t_{REFI}$  (see Figure 81 (page 142)). For both the 2X and 4X refresh modes, the maximum consecutive REFRESH commands allowed is limited to  $17 \times t_{REFI2}$  and  $36 \times t_{REFI4}$ , respectively.

A limited number REFRESH commands can be pulled-in as well. A maximum of 8 additional REFRESH commands can be issued in advance or “pulled-in” in 1X refresh mode, a maximum of 16 additional REFRESH commands can be issued when in advance in 2X refresh mode, and a maximum of 32 additional REFRESH commands can be issued in advance when in 4X refresh mode. Each of these REFRESH commands reduces the number of regular REFRESH commands required later by one. Note that pulling in more than the maximum allowed REFRESH commands in advance does not further reduce the number of regular REFRESH commands required later, so that the resulting maximum interval between two surrounding REFRESH commands is limited to  $9 \times t_{REFI}$  (Figure 82 (page 142)),  $18 \times t_{REFI2}$ , or  $36 \times t_{REFI4}$ . At any given time, a maximum of 16 REF commands can be issued within  $2 \times t_{REFI}$ , 32 REF2 commands can be issued within  $4 \times t_{REFI2}$ , and 64 REF4 commands can be issued within  $8 \times t_{REFI4}$ .

**Figure 80: REFRESH Command Timing**


- Notes:
- Only DES commands are allowed after a REFRESH command is registered until  $t_{RFC}$  (MIN) expires.
  - Time interval between two REFRESH commands may be extended to a maximum of  $9 \times t_{REFI}$ .

**Figure 81: Postponing Refresh Commands (Example)**

**Figure 82: Pulling In Refresh Commands (Example)**


## Temperature-Controlled Refresh Mode

During normal operation, temperature-controlled refresh (TCR) mode disabled, the device must have a REFRESH command issued once every  $t_{REFI}$ , except for what is allowed by posting (see REFRESH Command section). This means a REFRESH command must be issued once every  $3.9\mu s$  if  $T_C$  is greater than or equal to  $85^\circ C$ , and once every  $7.8\mu s$  if  $T_C$  is less than  $85^\circ C$ . This Mode is disabled setting MR4[3] = 0 while mode is enabled setting MR4[3] = 1. When enabled (MR4[3] = 1), the temperature range must be selected where MR4[2] = 0 enables the Normal Temperature range while MR4[2] = 1 enables the Extended Temperature range

**Table 47: Normal  $t_{REFI}$  Refresh (TCR Disabled)**

Temperature	Normal Temperature		Extended Temperature	
	External Refresh Period	Internal Refresh Period	External Refresh Period	Internal Refresh Period
$T_C < 45^\circ C$				
$45^\circ C \leq T_C < 85^\circ C$	$7.8\mu s$	$7.8\mu s$	$3.9\mu s^1$	$3.9\mu s^1$
$85^\circ C \leq T_C < 95^\circ C$	N/A			

Note: 1. If  $T_C$  is less than  $85^\circ C$ , the external refresh period can be  $7.8\mu s$  instead of  $3.9\mu s$ .

When TCR mode is enabled, the device will register the externally supplied REFRESH command and adjust the internal refresh period to be longer than  $t_{REFI}$  of the normal temperature range, when allowed, by skipping REFRESH commands with the proper gear ratio. TCR mode has two ranges to select between the normal temperature range and the extended temperature range; the correct range must be selected so the internal control operates correctly. The DRAM must have the correct refresh rate applied externally; the internal refresh rate is determined by the DRAM based upon the temperature.

### TCR Mode – Normal Temperature Range

REFRESH commands should be issued to the device with the refresh period equal to or shorter than  $t_{REFI}$  of normal temperature range ( $0^\circ C$  to  $85^\circ C$ ). In this mode, the system must guarantee that the  $T_C$  does not exceed  $85^\circ C$ . The device may adjust the internal refresh period to be longer than  $t_{REFI}$  of the normal temperature range by skipping external REFRESH commands with the proper gear ratio when  $T_C$  is below  $45^\circ C$ . The internal refresh period is automatically adjusted inside the DRAM, and the DRAM controller does not need to provide any additional control.


### TCR Mode – Extended Temperature Range

REFRESH commands should be issued to the device with the refresh period equal to or shorter than  $t_{REFI}$  of extended temperature range ( $85^\circ C$  to  $95^\circ C$ ). In this mode, the system must guarantee that the  $T_C$  does not exceed  $95^\circ C$ . Even though the external refresh supports the extended temperature range, the device will adjust its internal refresh period to  $t_{REFI}$  of the normal temperature range by skipping external REFRESH commands with proper gear ratio when operating in the normal temperature range ( $0^\circ C$  to  $85^\circ C$ ). The device may adjust the internal refresh period to be longer than  $t_{REFI}$  of the normal temperature range by skipping external REFRESH commands with the proper gear ratio when  $T_C$  is below  $45^\circ C$ . The internal refresh period is automatically adjusted inside the DRAM, and the DRAM controller does not need to provide any additional control.

**Table 48: Normal tREFI Refresh (TCR Enabled)**

Temperature	Normal Temperature Range		Extended Temperature Range	
	External Refresh Period	Internal Refresh Period	External Refresh Period	Internal Refresh Period
$T_C < 45^\circ\text{C}$	7.8μs	> 7.8μs	3.9μs <sup>1</sup>	>>3.9μs
$45^\circ\text{C} \leq T_C < 85^\circ\text{C}$	7.8μs	7.8μs		>3.9μs
$85^\circ\text{C} \leq T_C < 95^\circ\text{C}$	N/A			3.9μs

Note: 1. If the external refresh period is slower than 3.9μs, the device will refresh internally at too slow of a refresh rate and will violate refresh specifications.

**Figure 83: TCR Mode Example<sup>1</sup>**


Note: 1. TCR enabled with extended temperature range selected.

## Fine Granularity Refresh Mode

### Mode Register and Command Truth Table

The REFRESH cycle time ( $t_{RFC}$ ) and the average refresh interval ( $t_{REFI}$ ) can be programmed by the MRS command. The appropriate setting in the mode register will set a single set of REFRESH cycle times and average refresh interval for the device (fixed mode), or allow the dynamic selection of one of two sets of REFRESH cycle times and average refresh interval for the device (on-the-fly mode [OTF]). OTF mode must be enabled by MRS before any OTF REFRESH command can be issued.

**Table 49: MRS Definition**

MR3[8]	MR3[7]	MR3[6]	Refresh Rate Mode
0	0	0	Normal mode (fixed 1x)
0	0	1	Fixed 2x
0	1	0	Fixed 4x
0	1	1	Reserved
1	0	0	Reserved
1	0	1	On-the-fly 1x/2x
1	1	0	On-the-fly 1x/4x
1	1	1	Reserved

There are two types of OTF modes (1x/2x and 1x/4x modes) that are selectable by programming the appropriate values into the mode register MR3 [8:6]. When either of the two OTF modes is selected, the device evaluates the BG0 bit when a REFRESH command is issued, and depending on the status of BG0, it dynamically switches its internal refresh configuration between 1x and 2x (or 1x and 4x) modes, and then executes the corresponding REFRESH operation.

**Table 50: REFRESH Command Truth Table**

Refresh	CS_n	ACT_n	RAS_n/A 15	CAS_n/A 14	WE_n/ A13	BG1	BG0	A10/ AP	A[9:0], A[12:11], A[20:16]	MR3[8:6] ]
Fixed rate	L	H	L	L	H	V	V	V	V	0vv
OTF: 1x	L	H	L	L	H	V	L	V	V	1vv
OTF: 2x	L	H	L	L	H	V	H	V	V	101
OTF: 4x	L	H	L	L	H	V	H	V	V	110

### $t_{REFI}$ and $t_{RFC}$ Parameters

The default refresh rate mode is fixed 1x mode where REFRESH commands should be issued with the normal rate; that is,  $t_{REFI1} = t_{REFI}(\text{base})$  (for  $T_C \leq 85^\circ\text{C}$ ), and the duration of each REFRESH command is the normal REFRESH cycle time ( $t_{RFC1}$ ). In 2x mode (either fixed 2x or OTF 2x mode), REFRESH commands should be issued to the device at the double frequency ( $t_{REFI2} = t_{REFI}(\text{base})/2$ ) of the normal refresh rate. In 4x mode, the REFRESH command rate should be quadrupled ( $t_{REFI4} = t_{REFI}(\text{base})/4$ ). Per

each mode and command type, the  $t_{RFC}$  parameter has different values as defined in the following table.

For discussion purposes, the REFRESH command that should be issued at the normal refresh rate and has the normal REFRESH cycle duration may be referred to as an REF1x command. The REFRESH command that should be issued at the double frequency ( $t_{REFI2} = t_{REFI}(base)/2$ ) may be referred to as a REF2x command. Finally, the REFRESH command that should be issued at the quadruple rate ( $t_{REFI4} = t_{REFI}(base)/4$ ) may be referred to as a REF4x command.


In the fixed 1x refresh rate mode, only REF1x commands are permitted. In the fixed 2x refresh rate mode, only REF2x commands are permitted. In the fixed 4x refresh rate mode, only REF4x commands are permitted. When the on-the-fly 1x/2x refresh rate mode is enabled, both REF1x and REF2x commands are permitted. When the OTF 1x/4x refresh rate mode is enabled, both REF1x and REF4x commands are permitted.

**Table 51:  $t_{REFI}$  and  $t_{RFC}$  Parameters**

Refresh Mode	Parameter		2Gb	4Gb	8Gb	16Gb	Units
	$t_{REFI}$ (base)		7.8	7.8	7.8	7.8	$\mu s$
1x mode	$t_{REFI1}$	$0^{\circ}C \leq T_C \leq 85^{\circ}C$	$t_{REFI}(base)$	$t_{REFI}(base)$	$t_{REFI}(base)$	$t_{REFI}(base)$	$\mu s$
		$85^{\circ}C \leq T_C \leq 95^{\circ}C$	$t_{REFI}(base)/2$	$t_{REFI}(base)/2$	$t_{REFI}(base)/2$	$t_{REFI}(base)/2$	$\mu s$
	$t_{RFC1}$		160	260	350	550	ns
2x mode	$t_{REFI2}$	$0^{\circ}C \leq T_C \leq 85^{\circ}C$	$t_{REFI}(base)/2$	$t_{REFI}(base)/2$	$t_{REFI}(base)/2$	$t_{REFI}(base)/2$	$\mu s$
		$85^{\circ}C \leq T_C \leq 95^{\circ}C$	$t_{REFI}(base)/4$	$t_{REFI}(base)/4$	$t_{REFI}(base)/4$	$t_{REFI}(base)/4$	$\mu s$
	$t_{RFC2}$		110	160	260	350	ns
4x mode	$t_{REFI4}$	$0^{\circ}C \leq T_C \leq 85^{\circ}C$	$t_{REFI}(base)/4$	$t_{REFI}(base)/4$	$t_{REFI}(base)/4$	$t_{REFI}(base)/4$	$\mu s$
		$85^{\circ}C \leq T_C \leq 95^{\circ}C$	$t_{REFI}(base)/8$	$t_{REFI}(base)/8$	$t_{REFI}(base)/8$	$t_{REFI}(base)/8$	$\mu s$
	$t_{RFC4}$		90	110	160	260	ns

## 4Gb: x4, x8, x16 DDR4 SDRAM Fine Granularity Refresh Mode


**Figure 84: 4Gb with Fine Granularity Refresh Mode Example**



## Changing Refresh Rate

If the refresh rate is changed by either MRS or OTF. New  $t_{REFI}$  and  $t_{RFC}$  parameters will be applied from the moment of the rate change. When the REF1x command is issued to the DRAM,  $t_{REF1}$  and  $t_{RFC1}$  are applied from the time that the command was issued; when the REF2x command is issued,  $t_{REF2}$  and  $t_{RFC2}$  should be satisfied.

**Figure 85: OTF REFRESH Command Timing**



The following conditions must be satisfied before the refresh rate can be changed. Otherwise, data retention cannot be guaranteed.

- In the fixed 2x refresh rate mode or the OTF 1x/2x refresh mode, an even number of REF2x commands must be issued because the last change of the refresh rate mode with an MRS command before the refresh rate can be changed by another MRS command.
- In the OTF1x/2x refresh rate mode, an even number of REF2x commands must be issued between any two REF1x commands.
- In the fixed 4x refresh rate mode or the OTF 1x/4x refresh mode, a multiple-of-four number of REF4x commands must be issued because the last change of the refresh rate with an MRS command before the refresh rate can be changed by another MRS command.
- In the OTF1x/4x refresh rate mode, a multiple-of-four number of REF4x commands must be issued between any two REF1x commands.

There are no special restrictions for the fixed 1x refresh rate mode. Switching between fixed and OTF modes keeping the same rate is not regarded as a refresh rate change.

## Usage with TCR Mode

If the temperature controlled refresh mode is enabled, only the normal mode (fixed 1x mode, MR3[8:6] = 000) is allowed. If any other refresh mode than the normal mode is selected, the temperature controlled refresh mode must be disabled.

## Self Refresh Entry and Exit

The device can enter self refresh mode anytime in 1x, 2x, and 4x mode without any restriction on the number of REFRESH commands that have been issued during the mode before the self refresh entry. However, upon self refresh exit, extra REFRESH command(s) may be required, depending on the condition of the self refresh entry.

The conditions and requirements for the extra REFRESH command(s) are defined as follows:

- In the fixed 2x refresh rate mode or the enable-OTF 1x/2x refresh rate mode, it is recommended there be an even number of REF2x commands before entry into self refresh after the last self refresh exit, REF1x command, or MRS command that set the

refresh mode. If this condition is met, no additional REFRESH commands are required upon self refresh exit. In the case that this condition is not met, either one extra REF1x command or two extra REF2x commands must be issued upon self refresh exit. These extra REFRESH commands are not counted toward the computation of the average refresh interval ( $t_{REFI}$ ).

- In the fixed 4x refresh rate mode or the enable-OTF 1x/4x refresh rate mode, it is recommended there be a multiple-of-four number of REF4x commands before entry into self refresh after the last self refresh exit, REF1x command, or MRS command that set the refresh mode. If this condition is met, no additional refresh commands are required upon self refresh exit. When this condition is not met, either one extra REF1x command or four extra REF4x commands must be issued upon self refresh exit. These extra REFRESH commands are not counted toward the computation of the average refresh interval ( $t_{REFI}$ ).

There are no special restrictions on the fixed 1x refresh rate mode.

This section does not change the requirement regarding postponed REFRESH commands. The requirement for the additional REFRESH command(s) described above is independent of the requirement for the postponed REFRESH commands.

## SELF REFRESH Operation

The SELF REFRESH command can be used to retain data in the device, even if the rest of the system is powered down. When in self refresh mode, the device retains data without external clocking. The device has a built-in timer to accommodate SELF REFRESH operation. The SELF REFRESH command is defined by having CS\_n, RAS\_n, CAS\_n, and CKE held LOW with WE\_n and ACT\_n HIGH at the rising edge of the clock.

Before issuing the SELF REFRESH ENTRY command, the device must be idle with all banks in the precharge state and  $t_{RP}$  satisfied. Idle state is defined as: All banks are closed ( $t_{RP}$ ,  $t_{DAL}$ , and so on, satisfied), no data bursts are in progress, CKE is HIGH, and all timings from previous operations are satisfied ( $t_{MRD}$ ,  $t_{MOD}$ ,  $t_{RFC}$ ,  $t_{ZQinit}$ ,  $t_{ZQoper}$ ,  $t_{ZQCS}$ , and so on). After the SELF REFRESH ENTRY command is registered, CKE must be held LOW to keep the device in self refresh mode. The DRAM automatically disables ODT termination, regardless of the ODT pin, when it enters self refresh mode and automatically enables ODT upon exiting self refresh. During normal operation (DLL\_on), the DLL is automatically disabled upon entering self refresh and is automatically enabled (including a DLL reset) upon exiting self refresh.

When the device has entered self refresh mode, all of the external control signals, except CKE and RESET\_n, are “Don’t Care.” For proper SELF REFRESH operation, all power supply and reference pins (V<sub>DD</sub>, V<sub>DDQ</sub>, V<sub>SS</sub>, V<sub>SSQ</sub>, V<sub>PP</sub>, and V<sub>REFCA</sub>) must be at valid levels. The DRAM internal V<sub>REFDQ</sub> generator circuitry may remain on or be turned off depending on the MRx bit Y setting. If the internal V<sub>REFDQ</sub> circuit is on in self refresh, the first WRITE operation or first write-leveling activity may occur after  $t_{XS}$  time after self refresh exit. If the DRAM internal V<sub>REFDQ</sub> circuitry is turned off in self refresh, it ensures that the V<sub>REFDQ</sub> generator circuitry is powered up and stable within the  $t_{XSDL}$  period when the DRAM exits the self refresh state. The first WRITE operation or first write-leveling activity may not occur earlier than  $t_{XSDL}$  after exiting self refresh. The device initiates a minimum of one REFRESH command internally within the  $t_{CKE}$  period once it enters self refresh mode.

The clock is internally disabled during a SELF REFRESH operation to save power. The minimum time that the device must remain in self refresh mode is  $t_{CKESR}$ / $t_{CKESR\_PAR}$ . The user may change the external clock frequency or halt the external clock  $t_{CKSRE}$ / $t_{CKSRE\_PAR}$  after self refresh entry is registered; however, the clock must be restarted and  $t_{CKSRX}$  must be stable before the device can exit SELF REFRESH operation.

The procedure for exiting self refresh requires a sequence of events. First, the clock must be stable prior to CKE going back HIGH. Once a SELF REFRESH EXIT command (SRX, combination of CKE going HIGH and DESELECT on the command bus) is registered, the following timing delay must be satisfied:

Commands that do not require locked DLL:

- $t_{XS} = ACT, PRE, PREA, REF, SRE, \text{ and } PDE$ .
- $t_{XS\_FAST} = ZQCL, ZQCS, \text{ and } MRS$  commands. For an MRS command, only DRAM CL, WR/RTP register, and DLL reset in MR0; R<sub>TT(NOM)</sub> register in MR1; the CWL and R<sub>TT(WR)</sub> registers in MR2; and gear-down mode register in MR3; WRITE and READ preamble registers in MR4; R<sub>TT(PARK)</sub> register in MR5;  $t_{CCD\_L}/t_{DLLK}$  and V<sub>REFDQ</sub> calibration value registers in MR6 may be accessed provided the DRAM is not in per-DRAM mode. Access to other DRAM mode registers must satisfy  $t_{XS}$  timing. WRITE commands (WR, WRS4, WRS8, WRA, WRAS4, and WRAS8) that require synchronous ODT and dynamic ODT controlled by the WRITE command require a locked DLL.

Commands that require locked DLL in the normal operating range:


- $t_{XSDL}$  – RD, RDS4, RDS8, RDA, RDAS4, and RDAS8 (unlike DDR3, WR, WRS4, WRS8, WRA, WRAS4, and WRAS8 because synchronous ODT is required).

Depending on the system environment and the amount of time spent in self refresh, ZQ CALIBRATION commands may be required to compensate for the voltage and temperature drift described in the ZQ CALIBRATION Commands section. To issue ZQ CALIBRATION commands, applicable timing requirements must be satisfied (see the ZQ Calibration Timing figure).


CKE must remain HIGH for the entire self refresh exit period  $t_{XSDL}$  for proper operation except for self refresh re-entry. Upon exit from self refresh, the device can be put back into self refresh mode or power-down mode after waiting at least  $t_{XS}$  period and issuing one REFRESH command (refresh period of  $t_{RFC}$ ). The DESELECT command must be registered on each positive clock edge during the self refresh exit interval  $t_{XS}$ . ODT must be turned off during  $t_{XSDL}$ .

The use of self refresh mode introduces the possibility that an internally timed refresh event can be missed when CKE is raised for exit from self refresh mode. Upon exit from self refresh, the device requires a minimum of one extra REFRESH command before it is put back into self refresh mode.

**Figure 86: Self Refresh Entry/Exit Timing**




- Notes:
1. Only MRS (limited to those described in the SELF REFRESH Operation section), ZQCS, or ZQCL commands are allowed.
  2. Valid commands not requiring a locked DLL.
  3. Valid commands requiring a locked DLL.

**Figure 87: Self Refresh Entry/Exit Timing with CAL Mode**


- Notes:
1.  $t_{CAL} = 3nCK$ ,  $t_{CPDED} = 4nCK$ ,  $t_{CKSRE}/t_{CKSRE\_PAR} = 8nCK$ ,  $t_{CKSRX} = 8nCK$ ,  $t_{XS\_FAST} = t_{RFC4}(\text{MIN}) + 10\text{ns}$ .
  2.  $CS_n = \text{HIGH}$ ,  $ACT_n = \text{"Don't Care"}$ ,  $RAS_n/A16 = \text{"Don't Care"}$ ,  $CAS_n/A15 = \text{"Don't Care"}$ ,  $WE_n/A14 = \text{"Don't Care"}$ .
  3. Only MRS (limited to those described in the SELF REFRESH Operations section), ZQCS, or ZQCL commands are allowed.

## Self Refresh Abort

The exit timing from self refresh exit to the first valid command not requiring a locked DLL is  $t_{XS}$ . The value of  $t_{XS}$  is ( $t_{RFC} + 10\text{ns}$ ). This delay allows any refreshes started by the device time to complete.  $t_{RFC}$  continues to grow with higher density devices, so  $t_{XS}$  will grow as well. An MRS bit enables the self refresh abort mode. If the bit is disabled, the controller uses  $t_{XS}$  timings (location MR4, bit 9). If the bit is enabled, the device aborts any ongoing refresh and does not increment the refresh counter. The controller can issue a valid command not requiring a locked DLL after a delay of  $t_{XS\_ABORT}$ . Upon exit from self refresh, the device requires a minimum of one extra REFRESH command before it is put back into self refresh mode. This requirement remains the same irrespective of the setting of the MRS bit for self refresh abort.

**Figure 88: Self Refresh Abort**



- Notes:
1. Only MRS (limited to those described in the SELF REFRESH Operation section), ZQCS, or ZQCL commands are allowed.
  2. Valid commands not requiring a locked DLL with self refresh abort mode enabled in the mode register.
  3. Valid commands requiring a locked DLL.

### Self Refresh Exit with NOP Command

Exiting self refresh mode using the NO OPERATION command (NOP) is allowed under a specific system application. This special use of NOP allows for a common command/address bus between active DRAM devices and DRAM(s) in maximum power saving mode. Self refresh mode may exit with NOP commands provided:

- The device entered self refresh mode with CA parity and CAL disabled.
- $t_{MPX\_S}$  and  $t_{MPX\_LH}$  are satisfied.
- NOP commands are only issued during  $t_{MPX\_LH}$  window.

No other command is allowed during the  $t_{MPX\_LH}$  window after an SELF REFRESH EXIT (SRX) command is issued.

**Figure 89: Self Refresh Exit with NOP Command**


## Power-Down Mode

Power-down is synchronously entered when CKE is registered LOW (along with a DESELECT command). CKE is not allowed to go LOW when the following operations are in progress: MRS command, MPR operations, ZQCAL operations, DLL locking, or READ/ WRITE operations. CKE is allowed to go LOW while any other operations, such as ROW ACTIVATION, PRECHARGE or auto precharge, or REFRESH, are in progress, but the power-down  $I_{DD}$  specification will not be applied until those operations are complete. The timing diagrams that follow illustrate power-down entry and exit.

For the fastest power-down exit timing, the DLL should be in a locked state when power-down is entered. If the DLL is not locked during power-down entry, the DLL must be reset after exiting power-down mode for proper READ operation and synchronous ODT operation. DRAM design provides all AC and DC timing and voltage specification as well as proper DLL operation with any CKE intensive operations as long as the controller complies with DRAM specifications.

During power-down, if all banks are closed after any in-progress commands are completed, the device will be in precharge power-down mode; if any bank is open after in-progress commands are completed, the device will be in active power-down mode.

Entering power-down deactivates the input and output buffers, excluding CK, CKE, and RESET\_n. In power-down mode, DRAM ODT input buffer deactivation is based on MRx bit Y. If it is configured to 0b, the ODT input buffer remains on and the ODT input signal must be at valid logic level. If it is configured to 1b, the ODT input buffer is deactivated and the DRAM ODT input signal may be floating and the device does not provide  $R_{TT(NOM)}$  termination. Note that the device continues to provide  $R_{TT(Park)}$  termination if it is enabled in the mode register MRa bit B. To protect internal delay on the CKE line to block the input signals, multiple DES commands are needed during the CKE switch off and on cycle(s); this timing period is defined as  $t^{CPDED}$ . CKE LOW will result in deactivation of command and address receivers after  $t^{CPDED}$  has expired.

**Table 52: Power-Down Entry Definitions**


DRAM Status	DLL	Power-Down Exit	Relevant Parameters
Active (a bank or more open)	On	Fast	$t^{XP}$ to any valid command.
Precharged (all banks precharged)	On	Fast	$t^{XP}$ to any valid command.

The DLL is kept enabled during precharge power-down or active power-down. In power-down mode, CKE is LOW, RESET\_n is HIGH, and a stable clock signal must be maintained at the inputs of the device. ODT should be in a valid state, but all other input signals are "Don't Care." (If RESET\_n goes LOW during power-down, the device will be out of power-down mode and in the reset state.) CKE LOW must be maintained until  $t^{CKE}$  has been satisfied. Power-down duration is limited by  $9 \times t^{REFI}$ .


The power-down state is synchronously exited when CKE is registered HIGH (along with DES command). CKE HIGH must be maintained until  $t^{CKE}$  has been satisfied. The ODT input signal must be at a valid level when the device exits from power-down mode, independent of MRx bit Y if  $R_{TT(NOM)}$  is enabled in the mode register. If  $R_{TT(NOM)}$  is disabled, the ODT input signal may remain floating. A valid, executable command can be

applied with power-down exit latency,  $t_{XP}$ , after CKE goes HIGH. Power-down exit latency is defined in the AC Specifications table.


**Figure 90: Active Power-Down Entry and Exit**



- Notes:
- Valid commands at T0 are ACT, DES, or PRE with one bank remaining open after completion of the PRECHARGE command.
  - ODT pin driven to a valid state; MR5[5] = 0 (normal setting).
  - ODT pin driven to a valid state; MR5[5] = 1.


**Figure 91: Power-Down Entry After Read and Read with Auto Precharge**


Note: 1. DI n (or b) = data-in from column n (or b).

**Figure 92: Power-Down Entry After Write and Write with Auto Precharge**



Notes: 1. DI n (or b) = data-in from column n (or b).  
2. Valid commands at T0 are ACT, DES, or PRE with one bank remaining open after completion of the PRECHARGE command.

## Figure 93: Power-Down Entry After Write




Note: 1. DI n (or b) = data-in from column n (or b).


**Figure 94: Precharge Power-Down Entry and Exit**




**Figure 95: REFRESH Command to Power-Down Entry**




**Figure 96: Active Command to Power-Down Entry**



**Figure 97: PRECHARGE/PRECHARGE ALL Command to Power-Down Entry**




**Figure 98: MRS Command to Power-Down Entry**



### Power-Down Clarifications – Case 1

When CKE is registered LOW for power-down entry,  $t_{PD}$  (MIN) must be satisfied before CKE can be registered HIGH for power-down exit. The minimum value of parameter  $t_{PD}$  (MIN) is equal to the minimum value of parameter  $t_{CKE}$  (MIN) as shown in the Timing Parameters by Speed Bin table. A detailed example of Case 1 follows.


**Figure 99: Power-Down Entry/Exit Clarifications – Case 1**




## **Power-Down Entry, Exit Timing with CAL**

Command/Address latency is used and additional timing restrictions are required when entering power-down, as noted in the following figures.

**Figure 100: Active Power-Down Entry and Exit Timing with CAL**



**Figure 101: REFRESH Command to Power-Down Entry with CAL**



## ODT Input Buffer Disable Mode for Power-Down

ODT input buffer disable mode, when enabled via MR5[5], will prevent the device from providing  $R_{TT(NOM)}$  termination during power-down for additional power savings.


The internal delay on the CKE path to disable the ODT buffer and block the sampled output must be accounted for; therefore, ODT must be continuously driven to a valid level, either LOW or HIGH, when entering power-down. However, after  $t_{CPDED}$  (MIN) has been satisfied, the ODT signal may float.

When ODT input buffer disable mode is enabled,  $R_{TT(NOM)}$  termination corresponding to sampled ODT after CKE is first registered LOW (and  $t_{ANPD}$  before that) may not be provided.  $t_{ANPD}$  is equal to  $(WL - 1)$  and is counted backward from PDE, with CKE registered LOW.

**Figure 102: ODT Power-Down Entry with ODT Buffer Disable Mode**



**Figure 103: ODT Power-Down Exit with ODT Buffer Disable Mode**




## CRC Write Data Feature

### CRC Write Data

The CRC write data feature takes the CRC generated data from the DRAM controller and compares it to the internally CRC generated data and determines whether the two match (no CRC error) or do not match (CRC error).

**Figure 104: CRC Write Data Operation**



### WRITE CRC DATA Operation

A DRAM controller generates a CRC checksum using a 72-bit CRC tree and forms the write data frames, as shown in the following CRC data mapping tables for the x4, x8, and x16 configurations. A x4 device has a CRC tree with 32 input data bits used, and the remaining upper 40 bits D[71:32] being 1s. A x8 device has a CRC tree with 64 input data bits used, and the remaining upper 8 bits dependant upon whether DM\_n/DBI\_n is used (1s are sent when not used). A x16 device has two identical CRC trees each, one for the lower byte and one for the upper byte, with 64 input data bits used by each, and the remaining upper 8 bits on each byte dependant upon whether DM\_n/DBI\_n is used (1s are sent when not used). For a x8 and x16 DRAMs, the DRAM memory controller must send 1s in transfer 9 location whether or not DM\_n/DBI\_n is used.

The DRAM checks for an error in a received code word D[71:0] by comparing the received checksum against the computed checksum and reports errors using the ALERT\_n signal if there is a mismatch. The DRAM can write data to the DRAM core without waiting for the CRC check for full writes when DM is disabled. If bad data is written to the DRAM core, the DRAM memory controller will try to overwrite the bad data with good data; this means the DRAM controller is responsible for data coherency when DM is disabled. However, in the case where both CRC and DM are enabled via

MRS (that is, persistent mode), the DRAM will not write bad data to the core when a CRC error is detected.

### **DBI\_n and CRC Both Enabled**

The DRAM computes the CRC for received written data D[71:0]. Data is not inverted back based on DBI before it is used for computing CRC. The data is inverted back based on DBI before it is written to the DRAM core.

### **DM\_n and CRC Both Enabled**

When both DM and write CRC are enabled in the DRAM mode register, the DRAM calculates CRC before sending the write data into the array. If there is a CRC error, the DRAM blocks the WRITE operation and discards the data. The *Nonconsecutive WRITE (BL8/BC4-OTF) with 2<sup>t</sup>CK Preamble and Write CRC in Same or Different Bank Group* and the *WRITE (BL8/BC4-OTF/Fixed) with 1<sup>t</sup>CK Preamble and Write CRC in Same or Different Bank Group* figures in the WRITE Operation section show timing differences when DM is enabled.

### **DM\_n and DBI\_n Conflict During Writes with CRC Enabled**

Both write DBI\_n and DM\_n can not be enabled at the same time; read DBI\_n and DM\_n can be enabled at the same time.

### **CRC and Write Preamble Restrictions**

When write CRC is enabled:

- And 1<sup>t</sup>CK WRITE preamble mode is enabled, a <sup>t</sup>CCD\_S or <sup>t</sup>CCD\_L of 4 clocks is not allowed.
- And 2<sup>t</sup>CK WRITE preamble mode is enabled, a <sup>t</sup>CCD\_S or <sup>t</sup>CCD\_L of 6 clocks is not allowed.

### **CRC Simultaneous Operation Restrictions**

When write CRC is enabled, neither MPR writes nor per-DRAM mode is allowed.

### **CRC Polynomial**

The CRC polynomial used by DDR4 is the ATM-8 HEC,  $X^8 + X^2 + X^1 + 1$ .

A combinatorial logic block implementation of this 8-bit CRC for 72 bits of data includes 272 two-input XOR gates contained in eight 6-XOR-gate-deep trees.

The CRC polynomial and combinatorial logic used by DDR4 is the same as used on GDDR5.

The error coverage from the DDR4 polynomial used is shown in the following table.

**Table 53: CRC Error Detection Coverage**

Error Type	Detection Capability
Random single-bit errors	100%
Random double-bit errors	100%

**Table 53: CRC Error Detection Coverage (Continued)**

Error Type	Detection Capability
Random odd count errors	100%
Random multibit UI vertical column error detection excluding DBI bits	100%

## CRC Combinatorial Logic Equations

```

module CRC8_D72;
// polynomial: (0 1 2 8)
// data width: 72
// convention: the first serial data bit is D[71]
//initial condition all 0 implied
// " ^ " = XOR
function [7:0]
nextCRC8_D72;
input [71:0] Data;
input [71:0] D;
reg [7:0] CRC;
begin
D = Data;

CRC[0] =
D[69]^D[68]^D[67]^D[66]^D[64]^D[63]^D[60]^D[56]^D[54]^D[53]^D[52]^D[50]^D[49]
]^D[48]^D[45]^D[43]^D[40]^D[39]^D[35]^D[34]^D[31]^D[30]^D[28]^D[23]^D[21]^D[1
9]^D[18]^D[16]^D[14]^D[12]^D[8]^D[7]^D[6]^D[0] ;

CRC[1] =
D[70]^D[66]^D[65]^D[63]^D[61]^D[60]^D[57]^D[56]^D[55]^D[52]^D[51]^D[48]^D[46]
]^D[45]^D[44]^D[43]^D[41]^D[39]^D[36]^D[34]^D[32]^D[30]^D[29]^D[28]^D[24]^D[2
3]^D[22]^D[21]^D[20]^D[18]^D[17]^D[16]^D[15]^D[14]^D[13]^D[12]^D[9]^D[6]^D[1
]^D[0];

CRC[2] =
D[71]^D[69]^D[68]^D[63]^D[62]^D[61]^D[60]^D[58]^D[57]^D[54]^D[50]^D[48]^D[47]
]^D[46]^D[44]^D[43]^D[42]^D[39]^D[37]^D[34]^D[33]^D[29]^D[28]^D[25]^D[24]^D[2
2]^D[17]^D[15]^D[13]^D[12]^D[10]^D[8]^D[6]^D[2]^D[1]^D[0];

CRC[3] =
D[70]^D[69]^D[64]^D[63]^D[62]^D[61]^D[59]^D[58]^D[55]^D[51]^D[49]^D[48]^D[47]
]^D[45]^D[44]^D[43]^D[40]^D[38]^D[35]^D[34]^D[30]^D[29]^D[26]^D[25]^D[23]^D[1
8]^D[16]^D[14]^D[13]^D[11]^D[9]^D[7]^D[3]^D[2]^D[1];

CRC[4] =
D[71]^D[70]^D[65]^D[64]^D[63]^D[62]^D[60]^D[59]^D[56]^D[55]^D[52]^D[50]^D[49]^D[48]
]^D[46]^D[45]^D[44]^D[41]^D[39]^D[36]^D[35]^D[31]^D[30]^D[27]^D[26]^D[24]^D[1
9]^D[17]^D[15]^D[14]^D[12]^D[10]^D[8]^D[4]^D[3]^D[2];

CRC[5] =
D[71]^D[66]^D[65]^D[64]^D[63]^D[61]^D[60]^D[57]^D[53]^D[51]^D[50]^D[49]^D[47]
]^D[46]^D[45]^D[42]^D[40]^D[37]^D[36]^D[32]^D[31]^D[28]^D[27]^D[25]^D[20]^D[1
8]^D[16]^D[15]^D[13]^D[11]^D[9]^D[5]^D[4]^D[3];

```

**CRC[6] =**

D[67]^D[66]^D[65]^D[64]^D[62]^D[61]^D[58]^D[54]^D[52]^D[51]^D[50]^D[48]^D[47]  
]^D[46]^D[43]^D[41]^D[38]^D[37]^D[33]^D[32]^D[29]^D[28]^D[26]^D[21]^D[19]^D[1  
7]^D[16]^D[14]^D[12]^D[10]^D[6]^D[5]^D[4];

**CRC[7] =**

D[68]^D[67]^D[66]^D[65]^D[63]^D[62]^D[59]^D[55]^D[53]^D[52]^D[51]^D[49]^D[48]  
]^D[47]^D[44]^D[42]^D[39]^D[38]^D[34]^D[33]^D[30]^D[29]^D[27]^D[22]^D[20]^D[1  
8]^D[17]^D[15]^D[13]^D[11]^D[7]^D[6]^D[5];

nextCRC8\_D72 = CRC;

## Burst Ordering for BL8

DDR4 supports fixed WRITE burst ordering [A2:A1:A0 = 0:0:0] when write CRC is enabled in BL8 (fixed).

## CRC Data Bit Mapping

**Table 54: CRC Data Mapping for x4 Devices, BL8**

Func-tion	Transfer									
	0	1	2	3	4	5	6	7	8	9
DQ0	D0	D1	D2	D3	D4	D5	D6	D7	CRC0	CRC4
DQ1	D8	D9	D10	D11	D12	D13	D14	D15	CRC1	CRC5
DQ2	D16	D17	D18	D19	D20	D21	D22	D23	CRC2	CRC6
DQ3	D24	D25	D26	D27	D28	D29	D30	D31	CRC3	CRC7

**Table 55: CRC Data Mapping for x8 Devices, BL8**

Func-tion	Transfer									
	0	1	2	3	4	5	6	7	8	9
DQ0	D0	D1	D2	D3	D4	D5	D6	D7	CRC0	1
DQ1	D8	D9	D10	D11	D12	D13	D14	D15	CRC1	1
DQ2	D16	D17	D18	D19	D20	D21	D22	D23	CRC2	1
DQ3	D24	D25	D26	D27	D28	D29	D30	D31	CRC3	1
DQ4	D32	D33	D34	D35	D36	D37	D38	D39	CRC4	1
DQ5	D40	D41	D42	D43	D44	D45	D46	D47	CRC5	1
DQ6	D48	D49	D50	D51	D52	D53	D54	D55	CRC6	1
DQ7	D56	D57	D58	D59	D60	D61	D62	D63	CRC7	1
DM_n/ DBI_n	D64	D65	D66	D67	D68	D69	D70	D71	1	1

A x16 device is treated as two x8 devices; a x16 device will have two identical CRC trees implemented. CRC[7:0] covers data bits D[71:0], and CRC[15:8] covers data bits D[143:72].

**Table 56: CRC Data Mapping for x16 Devices, BL8**

Func-tion	Transfer									
	0	1	2	3	4	5	6	7	8	9
DQ0	D0	D1	D2	D3	D4	D5	D6	D7	CRC0	1
DQ1	D8	D9	D10	D11	D12	D13	D14	D15	CRC1	1
DQ2	D16	D17	D18	D19	D20	D21	D22	D23	CRC2	1
DQ3	D24	D25	D26	D27	D28	D29	D30	D31	CRC3	1
DQ4	D32	D33	D34	D35	D36	D37	D38	D39	CRC4	1
DQ5	D40	D41	D42	D43	D44	D45	D46	D47	CRC5	1
DQ6	D48	D49	D50	D51	D52	D53	D54	D55	CRC6	1
DQ7	D56	D57	D58	D59	D60	D61	D62	D63	CRC7	1
LDM_n/ LDBI_n	D64	D65	D66	D67	D68	D69	D70	D71	1	1
DQ8	D72	D73	D74	D75	D76	D77	D78	D79	CRC8	1
DQ9	D80	D81	D82	D83	D84	D85	D86	D87	CRC9	1
DQ10	D88	D89	D90	D91	D92	D93	D94	D95	CRC10	1
DQ11	D96	D97	D98	D99	D100	D101	D102	D103	CRC11	1
DQ12	D104	D105	D106	D107	D108	D109	D110	D111	CRC12	1
DQ13	D112	D113	D114	D115	D116	D117	D118	D119	CRC13	1
DQ14	D120	D121	D122	D123	D124	D125	D126	D127	CRC14	1
DQ15	D128	D129	D130	D131	D132	D133	D134	D135	CRC15	1
UDM_n/ UDBI_n	D136	D137	D138	D139	D140	D141	D142	D143	1	1

## CRC Enabled With BC4

If CRC and BC4 are both enabled, then address bit A2 is used to transfer critical data first for BC4 writes.

## CRC with BC4 Data Bit Mapping

For a x4 device, the CRC tree inputs are 16 data bits, and the inputs for the remaining bits are 1.

When A2 = 1, data bits D[7:4] are used as inputs for D[3:0], D[15:12] are used as inputs to D[11:8], and so forth, for the CRC tree.

**Table 57: CRC Data Mapping for x4 Devices, BC4**

Function	Transfer									
	0	1	2	3	4	5	6	7	8	9
<b>A2 = 0</b>										
DQ0	D0	D1	D2	D3	1	1	1	1	CRC0	CRC4
DQ1	D8	D9	D10	D11	1	1	1	1	CRC1	CRC5
DQ2	D16	D17	D18	D19	1	1	1	1	CRC2	CRC6

**Table 57: CRC Data Mapping for x4 Devices, BC4 (Continued)**

Function	Transfer									
	0	1	2	3	4	5	6	7	8	9
DQ3	D24	D25	D26	D27	1	1	1	1	CRC3	CRC7
<b>A2 = 1</b>										
DQ0	D4	D5	D6	D7	1	1	1	1	CRC0	CRC4
DQ1	D12	D13	D14	D15	1	1	1	1	CRC1	CRC5
DQ2	D20	D21	D22	D23	1	1	1	1	CRC2	CRC6
DQ3	D28	D29	D30	D31	1	1	1	1	CRC3	CRC7

For a x8 device, the CRC tree inputs are 36 data bits.

When A2 = 0, the input bits D[67:64]) are used if DBI\_n or DM\_n functions are enabled; if DBI\_n and DM\_n are disabled, then D[67:64]) are 1.

When A2 = 1, data bits D[7:4] are used as inputs for D[3:0], D[15:12] are used as inputs to D[11:8], and so forth, for the CRC tree. The input bits D[71:68]) are used if DBI\_n or DM\_n functions are enabled; if DBI\_n and DM\_n are disabled, then D[71:68]) are 1.

**Table 58: CRC Data Mapping for x8 Devices, BC4**

Function	Transfer									
	0	1	2	3	4	5	6	7	8	9
<b>A2 = 0</b>										
DQ0	D0	D1	D2	D3	1	1	1	1	CRC0	1
DQ1	D8	D9	D10	D11	1	1	1	1	CRC1	1
DQ2	D16	D17	D18	D19	1	1	1	1	CRC2	1
DQ3	D24	D25	D26	D27	1	1	1	1	CRC3	1
DQ4	D32	D33	D34	D35	1	1	1	1	CRC4	1
DQ5	D40	D41	D42	D43	1	1	1	1	CRC5	1
DQ6	D48	D49	D50	D51	1	1	1	1	CRC6	1
DQ7	D56	D57	D58	D59	1	1	1	1	CRC7	1
DM_n/DBI_n	D64	D65	D66	D67	1	1	1	1	1	1
<b>A2 = 1</b>										
DQ0	D4	D5	D6	D7	1	1	1	1	CRC0	1
DQ1	D12	D13	D14	D15	1	1	1	1	CRC1	1
DQ2	D20	D21	D22	D23	1	1	1	1	CRC2	1
DQ3	D28	D29	D30	D31	1	1	1	1	CRC3	1
DQ4	D36	D37	D38	D39	1	1	1	1	CRC4	1
DQ5	D44	D45	D46	D47	1	1	1	1	CRC5	1
DQ6	D52	D53	D54	D55	1	1	1	1	CRC6	1
DQ7	D60	D61	D62	D63	1	1	1	1	CRC7	1
DM_n/DBI_n	D68	D69	D70	D71	1	1	1	1	1	1

There are two identical CRC trees for x16 devices, each have CRC tree inputs of 36 bits.

When A2 = 0, input bits D[67:64] are used if DBI\_n or DM\_n functions are enabled; if DBI\_n and DM\_n are disabled, then D[67:64] are 1s. The input bits D[139:136] are used if DBI\_n or DM\_n functions are enabled; if DBI\_n and DM\_n are disabled, then D[139:136] are 1s.

When A2 = 1, data bits D[7:4] are used as inputs for D[3:0], D[15:12] are used as inputs for D[11:8], and so forth, for the CRC tree. Input bits D[71:68] are used if DBI\_n or DM\_n functions are enabled; if DBI\_n and DM\_n are disabled, then D[71:68] are 1s. The input bits D[143:140] are used if DBI\_n or DM\_n functions are enabled; if DBI\_n and DM\_n are disabled, then D[143:140] are 1s.

**Table 59: CRC Data Mapping for x16 Devices, BC4**

<b>Function</b>	<b>Transfer</b>									
	<b>0</b>	<b>1</b>	<b>2</b>	<b>3</b>	<b>4</b>	<b>5</b>	<b>6</b>	<b>7</b>	<b>8</b>	<b>9</b>
<b>A2 = 0</b>										
DQ0	D0	D1	D2	D3	1	1	1	1	CRC0	1
DQ1	D8	D9	D10	D11	1	1	1	1	CRC1	1
DQ2	D16	D17	D18	D19	1	1	1	1	CRC2	1
DQ3	D24	D25	D26	D27	1	1	1	1	CRC3	1
DQ4	D32	D33	D34	D35	1	1	1	1	CRC4	1
DQ5	D40	D41	D42	D43	1	1	1	1	CRC5	1
DQ6	D48	D49	D50	D51	1	1	1	1	CRC6	1
DQ7	D56	D57	D58	D59	1	1	1	1	CRC7	1
LDM_n/LDBI_n	D64	D65	D66	D67	1	1	1	1	1	1
DQ8	D72	D73	D74	D75	1	1	1	1	CRC8	1
DQ9	D80	D81	D82	D83	1	1	1	1	CRC9	1
DQ10	D88	D89	D90	D91	1	1	1	1	CRC10	1
DQ11	D96	D97	D98	D99	1	1	1	1	CRC11	1
DQ12	D104	D105	D106	D107	1	1	1	1	CRC12	1
DQ13	D112	D113	D114	D115	1	1	1	1	CRC13	1
DQ14	D120	D121	D122	D123	1	1	1	1	CRC14	1
DQ15	D128	D129	D130	D131	1	1	1	1	CRC15	1
UDM_n/UDBI_n	D136	D137	D138	D139	1	1	1	1	1	1
<b>A2 = 1</b>										
DQ0	D4	D5	D6	D7	1	1	1	1	CRC0	1
DQ1	D12	D13	D14	D15	1	1	1	1	CRC1	1
DQ2	D20	D21	D22	D23	1	1	1	1	CRC2	1
DQ3	D28	D29	D30	D31	1	1	1	1	CRC3	1
DQ4	D36	D37	D38	D39	1	1	1	1	CRC4	1
DQ5	D44	D45	D46	D47	1	1	1	1	CRC5	1
DQ6	D52	D53	D54	D55	1	1	1	1	CRC6	1
DQ7	D60	D61	D62	D63	1	1	1	1	CRC7	1
LDM_n/LDBI_n	D68	D69	D70	D71	1	1	1	1	1	1

**Table 59: CRC Data Mapping for x16 Devices, BC4 (Continued)**

Function	Transfer									
	0	1	2	3	4	5	6	7	8	9
DQ8	D76	D77	D78	D79	1	1	1	1	CRC8	1
DQ9	D84	D85	D86	D87	1	1	1	1	CRC9	1
DQ10	D92	D93	D94	D95	1	1	1	1	CRC10	1
DQ11	D100	D101	D102	D103	1	1	1	1	CRC11	1
DQ12	D108	D109	D110	D111	1	1	1	1	CRC12	1
DQ13	D116	D117	D118	D119	1	1	1	1	CRC13	1
DQ14	D124	D125	D126	D127	1	1	1	1	CRC14	1
DQ15	D132	D133	D134	D135	1	1	1	1	CRC15	1
UDM_n/UDBI_n	D140	D141	D142	D143	1	1	1	1	1	1

### CRC Equations for x8 Device in BC4 Mode with A2 = 0 and A2 = 1

The following example is of a CRC tree when x8 is used in BC4 mode (x4 and x16 CRC trees have similar differences).

**CRC[0], A2=0 =**  

$$1^1 \wedge D[67] \wedge D[66] \wedge D[64] \wedge 1^1 \wedge 1^1 D[56] \wedge 1^1 \wedge 1^1 D[50] \wedge D[49] \wedge D[48] \wedge 1^1 D[43] \wedge D[40] \wedge 1^1 D[35] \wedge D[34] \wedge 1^1 \wedge 1^1 \wedge 1^1 D[19] \wedge D[18] \wedge D[16] \wedge 1^1 \wedge 1^1 D[8] \wedge 1^1 \wedge 1^1 D[0];$$
  
**CRC[0], A2=1 =**  

$$1^1 \wedge D[71] \wedge D[70] \wedge D[68] \wedge 1^1 \wedge 1^1 D[60] \wedge 1^1 \wedge 1^1 D[54] \wedge D[53] \wedge D[52] \wedge 1^1 D[47] \wedge D[44] \wedge 1^1 D[39] \wedge D[38] \wedge 1^1 \wedge 1^1 \wedge 1^1 D[23] \wedge D[22] \wedge D[20] \wedge 1^1 \wedge 1^1 D[12] \wedge 1^1 \wedge 1^1 D[4];$$

**CRC[1], A2=0 =**  

$$1^1 D[66] \wedge D[65] \wedge 1^1 \wedge 1^1 D[57] \wedge D[56] \wedge 1^1 \wedge 1^1 D[51] \wedge D[48] \wedge 1^1 \wedge 1^1 D[43] \wedge D[41] \wedge 1^1 \wedge 1^1 D[34] \wedge D[32] \wedge 1^1 \wedge 1^1 D[24] \wedge 1^1 \wedge 1^1 D[18] \wedge D[17] \wedge D[16] \wedge 1^1 \wedge 1^1 D[9] \wedge 1^1 \wedge 1^1 D[1] \wedge D[0];$$
  
**CRC[1], A2=1 =**  

$$1^1 D[70] \wedge D[69] \wedge 1^1 \wedge 1^1 D[61] \wedge D[60] \wedge 1^1 \wedge 1^1 D[55] \wedge D[52] \wedge 1^1 \wedge 1^1 D[47] \wedge D[45] \wedge 1^1 \wedge 1^1 D[38] \wedge D[36] \wedge 1^1 \wedge 1^1 D[28] \wedge 1^1 \wedge 1^1 D[22] \wedge D[21] \wedge D[20] \wedge 1^1 \wedge 1^1 D[13] \wedge 1^1 \wedge 1^1 D[5] \wedge D[4];$$

**CRC[2], A2=0 =**  

$$1^1 \wedge 1^1 \wedge 1^1 \wedge 1^1 \wedge 1^1 D[58] \wedge D[57] \wedge 1^1 D[50] \wedge D[48] \wedge 1^1 \wedge 1^1 D[43] \wedge D[42] \wedge 1^1 \wedge 1^1 D[34] \wedge D[33] \wedge 1^1 \wedge D[25] \wedge D[24] \wedge 1^1 D[17] \wedge 1^1 \wedge 1^1 D[10] \wedge D[8] \wedge 1^1 \wedge D[2] \wedge D[1] \wedge D[0];$$
  
**CRC[2], A2=1 =**  

$$1^1 \wedge 1^1 \wedge 1^1 \wedge 1^1 \wedge 1^1 D[62] \wedge D[61] \wedge 1^1 D[54] \wedge D[52] \wedge 1^1 \wedge 1^1 D[47] \wedge D[46] \wedge 1^1 \wedge 1^1 D[38] \wedge D[37] \wedge 1^1 \wedge D[29] \wedge D[28] \wedge 1^1 \wedge D[21] \wedge 1^1 \wedge 1^1 D[14] \wedge D[12] \wedge 1^1 \wedge D[6] \wedge D[5] \wedge D[4];$$

**CRC[3], A2=0 =**  

$$1^1 \wedge D[64] \wedge 1^1 \wedge 1^1 \wedge 1^1 D[59] \wedge D[58] \wedge 1^1 D[51] \wedge D[49] \wedge D[48] \wedge 1^1 \wedge 1^1 D[43] \wedge D[40] \wedge 1^1 \wedge D[35] \wedge D[34] \wedge 1^1 \wedge 1^1 D[26] \wedge D[25] \wedge 1^1 D[18] \wedge D[16] \wedge 1^1 \wedge 1^1 D[11] \wedge D[9] \wedge 1^1 \wedge D[3] \wedge D[2] \wedge D[1];$$
  
**CRC[3], A2=1 =**  

$$1^1 \wedge D[68] \wedge 1^1 \wedge 1^1 \wedge 1^1 D[63] \wedge D[62] \wedge 1^1 D[55] \wedge D[53] \wedge D[52] \wedge 1^1 \wedge 1^1 D[47] \wedge D[44] \wedge 1^1 \wedge D[39] \wedge D[38] \wedge 1^1 \wedge 1^1 D[30] \wedge D[29] \wedge 1^1 \wedge D[22] \wedge D[20] \wedge 1^1 \wedge 1^1 D[15] \wedge D[13] \wedge 1^1 \wedge D[7] \wedge D[6] \wedge D[5];$$

**CRC[4], A2=0 =**  

$$1^A1^D[65]^D[64]^A1^A1^A1^D[59]^D[56]^A1^D[50]^D[49]^D[48]^A1^A1^A1^D[41]^A1^A1^D[35]^A1^A1^D[27]^D[26]^D[24]^D[19]^D[17]^A1^A1^A1^D[10]^D[8]^A1^D[3]^D[2];$$

**CRC[4], A2=1 =**  

$$1^A1^D[69]^D[68]^A1^A1^A1^D[63]^D[60]^A1^D[54]^D[53]^D[52]^A1^A1^A1^D[45]^A1^A1^D[39]^A1^A1^D[31]^D[30]^D[28]^D[23]^D[21]^A1^A1^A1^D[14]^D[12]^A1^D[7]^D[6];$$

**CRC[5], A2=0 =**  

$$1^A1^D[66]^D[65]^D[64]^A1^A1^A1^D[57]^A1^D[51]^D[50]^D[49]^A1^A1^A1^D[42]^D[40]^A1^A1^D[32]^A1^A1^D[27]^D[25]^A1^D[18]^D[16]^A1^A1^D[11]^D[9]^A1^A1^D[3];$$

**CRC[5], A2=1 =**  

$$1^A1^D[70]^D[69]^D[68]^A1^A1^A1^D[61]^A1^D[55]^D[54]^D[53]^A1^A1^A1^D[46]^D[44]^A1^A1^D[36]^A1^A1^D[31]^D[29]^A1^D[22]^D[20]^A1^A1^D[15]^D[13]^A1^A1^D[7];$$

**CRC[6], A2=0 =**  

$$1^A1^D[67]^D[66]^D[65]^D[64]^A1^A1^A1^D[58]^A1^A1^D[51]^D[50]^D[48]^A1^A1^D[43]^D[41]^A1^A1^D[33]^D[32]^A1^A1^D[26]^A1^D[19]^D[17]^D[16]^A1^A1^D[10]^A1^A1^D[1];$$

**CRC[6], A2=1 =**  

$$1^A1^D[71]^D[70]^D[69]^D[68]^A1^A1^A1^D[62]^A1^A1^D[55]^D[54]^D[52]^A1^A1^D[47]^D[45]^A1^A1^D[37]^D[36]^A1^A1^D[30]^A1^D[23]^D[21]^D[20]^A1^A1^D[14]^A1^A1^D[1];$$

**CRC[7], A2=0 =**  

$$1^A1^D[67]^D[66]^D[65]^A1^A1^A1^D[59]^A1^A1^A1^D[51]^D[49]^D[48]^A1^A1^D[42]^A1^A1^D[34]^D[33]^A1^A1^D[27]^A1^A1^D[18]^D[17]^A1^A1^D[11]^A1^A1^D[1];$$


**CRC[7], A2=1 =**  

$$1^A1^D[71]^D[70]^D[69]^A1^A1^A1^D[63]^A1^A1^A1^D[55]^D[53]^D[52]^A1^A1^D[46]^A1^A1^D[38]^D[37]^A1^A1^D[31]^A1^A1^D[22]^D[21]^A1^A1^D[15]^A1^A1^D[1];$$

## CRC Error Handling

The CRC error mechanism shares the same ALERT\_n signal as CA parity for reporting write errors to the DRAM. The controller has two ways to distinguish between CRC errors and CA parity errors: 1) Read DRAM mode/MPR registers, and 2) Measure time ALERT\_n is LOW. To speed up recovery for CRC errors, CRC errors are only sent back as a "short" pulse; the maximum pulse width is roughly ten clocks (unlike CA parity where ALERT\_n is LOW longer than 45 clocks). The ALERT\_n LOW could be longer than the maximum limit at the controller if there are multiple CRC errors as the ALERT\_n signals are connected by a daisy chain bus. The latency to ALERT\_n signal is defined as <sup>1</sup>CRC\_ALERT in the following figure.


The DRAM will set the error status bit located at MR5[3] to a 1 upon detecting a CRC error, which will subsequently set the CRC error status flag in the MPR error log HIGH (MPR Page1, MPR3[7]). The CRC error status bit (and CRC error status flag) remains set at 1 until the DRAM controller clears the CRC error status bit using an MRS command to set MR5[3] to a 0. The DRAM controller, upon seeing an error as a pulse width, will retry the write transactions. The controller should consider the worst-case delay for ALERT\_n (during initialization) and backup the transactions accordingly. The DRAM controller may also be made more intelligent and correlate the write CRC error to a specific rank or a transaction.

**Figure 105: CRC Error Reporting**


- Notes:
1. D[71:1] CRC computed by DRAM did not match CRC[7:0] at T5 and started error generating process at T6.
  2. CRC ALERT\_PW is specified from the point where the DRAM starts to drive the signal LOW to the point where the DRAM driver releases and the controller starts to pull the signal up.
  3. Timing diagram applies to x4, x8, and x16 devices.

## CRC Write Data Flow Diagram

**Figure 106: CA Parity Flow Diagram**



## Data Bus Inversion

The DATA BUS INVERSION (DBI) function is supported only for x8 and x16 configurations (it is not supported on x4 devices). DBI opportunistically inverts data bits, and in conjunction with the DBI\_n I/O, less than half of the DQs will switch LOW for a given DQS strobe edge. The DBI function shares a common pin with the DATA MASK (DM) and TDQS functions. The DBI function applies to either or both READ and WRITE operations: Write DBI cannot be enabled at the same time the DM function is enabled, and DBI is not allowed during MPR READ operation. Valid configurations for TDQS, DM, and DBI functions are shown below.

**Table 60: DBI vs. DM vs. TDQS Function Matrix**

Read DBI	Write DBI	Data Mask (DM)	TDQS (x8 only)
<b>Enabled</b> (or Disabled) <b>MR5[12]=1</b> (or MR5[12] = 0)	Disabled MR5[11] = 0	Disabled MR5[10] = 0	Disabled MR1[11] = 0
	<b>Enabled</b> MR5[11] = 1	Disabled MR5[10] = 0	Disabled MR1[11] = 0
	Disabled MR5[11] = 0	<b>Enabled</b> MR5[10] = 1	Disabled MR1[11] = 0
	Disabled MR5[12] = 0	Disabled MR5[11] = 0	<b>Enabled</b> MR1[11] = 1

## DBI During a WRITE Operation

If DBI\_n is sampled LOW on a given byte lane during a WRITE operation, the DRAM inverts write data received on the DQ inputs prior to writing the internal memory array. If DBI\_n is sampled HIGH on a given byte lane, the DRAM leaves the data received on the DQ inputs noninverted. The write DQ frame format is shown below for x8 and x16 configurations (the x4 configuration does not support the DBI function).

**Table 61: DBI Write, DQ Frame Format (x8)**

Function	Transfer							
	0	1	2	3	4	5	6	7
DQ[7:0]	Byte 0	Byte 1	Byte 2	Byte 3	Byte 4	Byte 5	Byte 6	Byte 7
DM_n or DBI_n	DM0 or DBI0	DM1 or DBI1	DM2 or DBI2	DM3 or DBI3	DM4 or DBI4	DM5 or DBI5	DM6 or DBI6	DM7 or DBI7

**Table 62: DBI Write, DQ Frame Format (x16)**

Function	Transfer, Lower (L) and Upper(U)							
	0	1	2	3	4	5	6	7
DQ[7:0]	LByte 0	LByte 1	LByte 2	LByte 3	LByte 4	LByte 5	LByte 6	LByte 7
LDM_n or LDBI_n	LDM0 or LDBI0	LDM1 or LDBI1	LDM2 or LDBI2	LDM3 or LDBI3	LDM4 or LDBI4	LDM5 or LDBI5	LDM6 or LDBI6	LDM7 or LDBI7
DQ[15:8]	UByte 0	UByte 1	UByte 2	UByte 3	UByte 4	UByte 5	UByte 6	UByte 7

**Table 62: DBI Write, DQ Frame Format (x16) (Continued)**

Function	Transfer, Lower (L) and Upper(U)							
	0	1	2	3	4	5	6	7
UDM_n or UDBI_n	UDM0 or UDBI0	UDM1 or UDBI1	UDM2 or UDBI2	UDM3 or UDBI3	UDM4 or UDBI4	UDM5 or UDBI5	UDM6 or UDBI6	UDM7 or UDBI7

### DBI During a READ Operation

If the number of 0 data bits within a given byte lane is greater than four during a READ operation, the DRAM inverts read data on its DQ outputs and drives the DBI\_n pin LOW; otherwise, the DRAM does not invert the read data and drives the DBI\_n pin HIGH. The read DQ frame format is shown below for x8 and x16 configurations (the x4 configuration does not support the DBI function).

**Table 63: DBI Read, DQ Frame Format (x8)**

Function	Transfer Byte							
	0	1	2	3	4	5	6	7
DQ[7:0]	Byte 0	Byte 1	Byte 2	Byte 3	Byte 4	Byte 5	Byte 6	Byte 7
DBI_n	DBI0	DBI1	DBI2	DBI3	DBI4	DBI5	DBI6	DBI7

**Table 64: DBI Read, DQ Frame Format (x16)**

Function	Transfer Byte, Lower (L) and Upper(U)							
	0	1	2	3	4	5	6	7
DQ[7:0]	LByte 0	LByte 1	LByte 2	LByte 3	LByte 4	LByte 5	LByte 6	LByte 7
LDBI_n	LDBI0	LDBI1	LDBI2	LDBI3	LDBI4	LDBI5	LDBI6	LDBI7
DQ[15:8]	UByte 0	UByte 1	UByte 2	UByte 3	UByte 4	UByte 5	UByte 6	UByte 7
UDBI_n	UDBI0	UDBI1	UDBI2	UDBI3	UDBI4	UDBI5	UDBI6	UDBI7

## Data Mask

The DATA MASK (DM) function, also described as PARTIAL WRITE, is supported only for x8 and x16 configurations (it is not supported on x4 devices). The DM function shares a common pin with the DBI\_n and TDQS functions. The DM function applies only to WRITE operations and cannot be enabled at the same time the WRITE DBI function is enabled. The valid configurations for the TDQS, DM, and DBI functions are shown here.

**Table 65: DM vs. TDQS vs. DBI Function Matrix**

Data Mask (DM)	TDQS (x8 only)	Write DBI	Read DBI
<b>Enabled</b> MR5[10] = 1	Disabled MR1[11] = 0	Disabled MR5[11] = 0	<b>Enabled</b> or Disabled MR5[12] = 1 or MR5[12] = 0
Disabled MR5[10] = 0	<b>Enabled</b> MR1[11] = 1	Disabled MR5[11] = 0	Disabled MR5[12] = 0
	Disabled MR1[11] = 0	<b>Enabled</b> MR5[11] = 1	<b>Enabled</b> or Disabled MR5[12] = 1 or MR5[12] = 0
	Disabled MR1[11] = 0	Disabled MR5[11] = 0	<b>Enabled</b> (or Disabled) MR5[12] = 1 (or MR5[12] = 0)

When enabled, the DM function applies during a WRITE operation. If DM\_n is sampled LOW on a given byte lane, the DRAM masks the write data received on the DQ inputs. If DM\_n is sampled HIGH on a given byte lane, the DRAM does not mask the data and writes this data into the DRAM core. The DQ frame format for x8 and x16 configurations is shown below. If both CRC write and DM are enabled (via MRS), the CRC will be checked and valid prior to the DRAM writing data into the DRAM core. If a CRC error occurs while the DM feature is enabled, CRC write persistent mode will be enabled and data will not be written into the DRAM core. In the case of CRC write enabled and DM disabled (via MRS), that is, CRC write nonpersistent mode, data is written to the DRAM core even if a CRC error occurs.

**Table 66: Data Mask, DQ Frame Format (x8)**

Function	Transfer							
	0	1	2	3	4	5	6	7
DQ[7:0]	Byte 0	Byte 1	Byte 2	Byte 3	Byte 4	Byte 5	Byte 6	Byte 7
DM_n or DBI_n	DM0 or DBI0	DM1 or DBI1	DM2 or DBI2	DM3 or DBI3	DM4 or DBI4	DM5 or DBI5	DM6 or DBI6	DM7 or DBI7

**Table 67: Data Mask, DQ Frame Format (x16)**

Function	Transfer, Lower (L) and Upper (U)							
	0	1	2	3	4	5	6	7
DQ[7:0]	LByte 0	LByte 1	LByte 2	LByte 3	LByte 4	LByte 5	LByte 6	LByte 7

**Table 67: Data Mask, DQ Frame Format (x16) (Continued)**

Function	Transfer, Lower (L) and Upper (U)							
	0	1	2	3	4	5	6	7
LDM_n or LDBI_n	LDM0 or LDBI0	LDM1 or LDBI1	LDM2 or LDBI2	LDM3 or LDBI3	LDM4 or LDBI4	LDM5 or LDBI5	LDM6 or LDBI6	LDM7 or LDBI7
DQ[15:8]	UByte 0	UByte 1	UByte 2	UByte 3	UByte 4	UByte 5	UByte 6	UByte 7
UDM_n or UDBI_n	UDM0 or UDBI0	UDM1 or UDBI1	UDM2 or UDBI2	UDM3 or UDBI3	UDM4 or UDBI4	UDM5 or UDBI5	UDM6 or UDBI6	UDM7 or UDBI7

## Programmable Preamble Modes and DQS Postambles

The device supports programmable WRITE and READ preamble modes, either the normal 1<sup>t</sup>CK preamble mode or special 2<sup>t</sup>CK preamble mode. The 2<sup>t</sup>CK preamble mode places special timing constraints on many operational features as well as being supported for data rates of DDR4-2400 and faster. The WRITE preamble 1<sup>t</sup>CK or 2<sup>t</sup>CK mode can be selected independently from READ preamble 1<sup>t</sup>CK or 2<sup>t</sup>CK mode.

READ preamble training is also supported; this mode can be used by the DRAM controller to train or "read level" the DQS receivers.

There are <sup>t</sup>CCD restrictions under some circumstances:


- When 2<sup>t</sup>CK READ preamble mode is enabled, a <sup>t</sup>CCD\_S or <sup>t</sup>CCD\_L of 5 clocks is not allowed.
- When 2<sup>t</sup>CK WRITE preamble mode is enabled and write CRC is *not* enabled, a <sup>t</sup>CCD\_S or <sup>t</sup>CCD\_L of 5 clocks is not allowed.
- When 2<sup>t</sup>CK WRITE preamble mode is enabled and write CRC is enabled, a <sup>t</sup>CCD\_S or <sup>t</sup>CCD\_L of 6 clocks is not allowed.

### WRITE Preamble Mode


MR4[12] = 0 selects 1<sup>t</sup>CK WRITE preamble mode while MR4[12] = 1 selects 2<sup>t</sup>CK WRITE preamble mode. Examples are shown in the figures below.

**Figure 107: 1<sup>t</sup>CK vs. 2<sup>t</sup>CK WRITE Preamble Mode**

#### 1<sup>t</sup>CK Mode



#### 2<sup>t</sup>CK Mode



CWL has special considerations when in the 2<sup>t</sup>CK WRITE preamble mode. The CWL value selected in MR2[5:3], as seen in table below, requires at least one additional clock when the primary CWL value and 2<sup>t</sup>CK WRITE preamble mode are used; no additional clocks are required when the alternate CWL value and 2<sup>t</sup>CK WRITE preamble mode are used.

**Table 68: CWL Selection**


Speed Bin	CWL - Primary Choice		CWL - Alternate Choice	
	1 <sup>t</sup> CK Preamble	2 <sup>t</sup> CK Preamble	1 <sup>t</sup> CK Preamble	2 <sup>t</sup> CK Preamble
DDR4-1600	9	N/A	11	N/A
DDR4-1866	10	N/A	12	N/A
DDR4-2133	11	N/A	14	N/A
DDR4-2400	12	14	16	16
DDR4-2666	14	16	18	18
DDR4-2933	16	18	20	20
DDR4-3200	16	18	20	20

Note: 1. CWL programmable requirement for MR2[5:3].


When operating in 2<sup>t</sup>CK WRITE preamble mode, <sup>t</sup>WTR (command based) and <sup>t</sup>WR (MR0[11:9]) must be programmed to a value 1 clock greater than the <sup>t</sup>WTR and <sup>t</sup>WR setting normally required for the applicable speed bin to be JEDEC compliant; however, Micron's DDR4 DRAMs do not require these additional <sup>t</sup>WTR and <sup>t</sup>WR clocks. The CAS\_n-to-CAS\_n command delay to either a different bank group (<sup>t</sup>CCD\_S) or the same bank group (<sup>t</sup>CCD\_L) have minimum timing requirements that must be satisfied between WRITE commands and are stated in the Timing Parameters by Speed Bin tables.

**Figure 108: 1<sup>t</sup>CK vs. 2<sup>t</sup>CK WRITE Preamble Mode, <sup>t</sup>CCD = 4**

1<sup>t</sup>CK Mode




2<sup>t</sup>CK Mode



**Figure 109: 1<sup>t</sup>CK vs. 2<sup>t</sup>CK WRITE Preamble Mode, t<sub>CCD</sub> = 5**

1<sup>t</sup>CK Mode




2<sup>t</sup>CK Mode:  $t_{CCD} = 5$  is not allowed in 2<sup>t</sup>CK mode.


Note: 1.  $t_{CCD\_S}$  and  $t_{CCD\_L} = 5$  <sup>t</sup>Cks is not allowed when in 2<sup>t</sup>CK WRITE preamble mode.

**Figure 110: 1<sup>t</sup>CK vs. 2<sup>t</sup>CK WRITE Preamble Mode, t<sub>CCD</sub> = 6**

1<sup>t</sup>CK Mode



2<sup>t</sup>CK Mode




## READ Preamble Mode


MR4[11] = 0 selects 1<sup>t</sup>CK READ preamble mode and MR4[11] = 1 selects 2<sup>t</sup>CK READ preamble mode. Examples are shown in the following figure.

**Figure 111: 1<sup>t</sup>CK vs. 2<sup>t</sup>CK READ Preamble Mode**

### 1<sup>t</sup>CK Mode




### 2<sup>t</sup>CK Mode



## READ Preamble Training

DDR4 supports READ preamble training via MPR reads; that is, READ preamble training is allowed only when the DRAM is in the MPR access mode. The READ preamble training mode can be used by the DRAM controller to train or "read level" its DQS receivers. READ preamble training is entered via an MRS command (MR4[10] = 1 is enabled and MR4[10] = 0 is disabled). After the MRS command is issued to enable READ preamble training, the DRAM DQS signals are driven to a valid level by the time 'SDO is satisfied. During this time, the data bus DQ signals are held quiet, that is, driven HIGH. The DQS\_t signal remains driven LOW and the DQS\_c signal remains driven HIGH until an MPR Page0 READ command is issued (MPR0 through MPR3 determine which pattern is used), and when CAS latency (CL) has expired, the DQS signals will toggle normally depending on the burst length setting. To exit READ preamble training mode, an MRS command must be issued, MR4[10] = 0.

**Figure 112: READ Preamble Training**




## WRITE Postamble


Whether the  $1^t\text{CK}$  or  $2^t\text{CK}$  WRITE preamble mode is selected, the WRITE postamble remains the same at  $\frac{1}{2}^t\text{CK}$ .

**Figure 113: WRITE Postamble**

### $1^t\text{CK}$ Mode



### $2^t\text{CK}$ Mode




## READ Postamble


Whether the  $1^t\text{CK}$  or  $2^t\text{CK}$  READ preamble mode is selected, the READ postamble remains the same at  $\frac{1}{2}^t\text{CK}$ .

**Figure 114: READ Postamble**

1<sup>t</sup>CK Mode




2<sup>t</sup>CK Mode



## Bank Access Operation

DDR4 supports bank grouping: x4/x8 DRAMs have four bank groups (BG[1:0]), and each bank group is comprised of four subbanks (BA[1:0]); x16 DRAMs have two bank groups (BG[0]), and each bank group is comprised of four subbanks. Bank accesses to different banks' groups require less time delay between accesses than bank accesses to within the same bank's group. Bank accesses to different bank groups require  $t_{CCD\_S}$  (or short) delay between commands while bank accesses within the same bank group require  $t_{CCD\_L}$  (or long) delay between commands.

**Figure 115: Bank Group x4/x8 Block Diagram**



- Notes:
1. Bank accesses to different bank groups require  $t_{CCD\_S}$ .
  2. Bank accesses within the same bank group require  $t_{CCD\_L}$ .

**Table 69: DDR4 Bank Group Timing Examples**


Parameter	DDR4-1600	DDR4-2133	DDR4-2400
$t_{CCD\_S}$	4nCK	4nCK	4nCK
$t_{CCD\_L}$	4nCK or 6.25ns	4nCK or 5.355ns	4nCK or 5ns
$t_{RRD\_S} (1/2K)$	4nCK or 5ns	4nCK or 3.7ns	4nCK or 3.3ns
$t_{RRD\_L} (1/2K)$	4nCK or 6ns	4nCK or 5.3ns	4nCK or 4.9ns
$t_{RRD\_S} (1K)$	4nCK or 5ns	4nCK or 3.7ns	4nCK or 3.3ns
$t_{RRD\_L} (1K)$	4nCK or 6ns	4nCK or 5.3ns	4nCK or 4.9ns
$t_{RRD\_S} (2K)$	4nCK or 6ns	4nCK or 5.3ns	4nCK or 5.3ns
$t_{RRD\_L} (2K)$	4nCK or 7.5ns	4nCK or 6.4ns	4nCK or 6.4ns

**Table 69: DDR4 Bank Group Timing Examples (Continued)**

Parameter	DDR4-1600	DDR4-2133	DDR4-2400
$t_{WTR\_S}$	2nCK or 2.5ns	2nCK or 2.5ns	2nCK or 2.5ns
$t_{WTR\_L}$	4nCK or 7.5ns	4nCK or 7.5ns	4nCK or 7.5ns


Notes:

1. Refer to Timing Tables for actual specification values, these values are shown for reference only and are not verified for accuracy.
2. Timings with both nCK and ns require both to be satisfied; that is, the larger time of the two cases must be satisfied.

**Figure 116: READ Burst  $t_{CCD\_S}$  and  $t_{CCD\_L}$  Examples**



Notes:

1.  $t_{CCD\_S}$ ; CAS\_n-to-CAS\_n delay (short). Applies to consecutive CAS\_n to different bank groups (T0 to T4).
2.  $t_{CCD\_L}$ ; CAS\_n-to-CAS\_n delay (long). Applies to consecutive CAS\_n to the same bank group (T4 to T10).


**Figure 117: Write Burst  $t_{CCD\_S}$  and  $t_{CCD\_L}$  Examples**


Notes:

1.  $t_{CCD\_S}$ ; CAS\_n-to-CAS\_n delay (short). Applies to consecutive CAS\_n to different bank groups (T0 to T4).
2.  $t_{CCD\_L}$ ; CAS\_n-to-CAS\_n delay (long). Applies to consecutive CAS\_n to the same bank group (T4 to T10).


**Figure 118:  $t_{RRD}$  Timing**


- Notes:
1.  $t_{RRD\_S}$ ; ACTIVATE-to-ACTIVATE command period (short); applies to consecutive ACTIVATE commands to different bank groups (T0 and T4).
  2.  $t_{RRD\_L}$ ; ACTIVATE-to-ACTIVATE command period (long); applies to consecutive ACTIVATE commands to the different banks in the same bank group (T4 and T10).

**Figure 119:  $t_{WTR\_S}$  Timing (WRITE-to-READ, Different Bank Group, CRC and DM Disabled)**


- Note:
1.  $t_{WTR\_S}$ : delay from start of internal write transaction to internal READ command to a different bank group.

**Figure 120:  $t_{WTR\_L}$  Timing (WRITE-to-READ, Same Bank Group, CRC and DM Disabled)**



Note: 1.  $t_{WTR\_L}$ : delay from start of internal write transaction to internal READ command to the same bank group.

## READ Operation

### Read Timing Definitions

The read timings shown below are applicable in normal operation mode, that is, when the DLL is enabled and locked.


**Note:**  $t_{DQSQ}$  = both rising/falling edges of DQS; no  $t_{AC}$  defined.

Rising data strobe edge parameters:

- $t_{DQSCK}$  (MIN) / (MAX) describes the allowed range for a rising data strobe edge relative to CK.
- $t_{DQSCK}$  is the actual position of a rising strobe edge relative to CK.
- $t_{QSH}$  describes the DQS differential output HIGH time.
- $t_{DQSQ}$  describes the latest valid transition of the associated DQ pins.
- $t_{QH}$  describes the earliest invalid transition of the associated DQ pins.

Falling data strobe edge parameters:

- $t_{QSL}$  describes the DQS differential output LOW time.
- $t_{DQSQ}$  describes the latest valid transition of the associated DQ pins.
- $t_{QH}$  describes the earliest invalid transition of the associated DQ pins.

**Figure 121: Read Timing Definition**

**Table 70: Read-to-Write and Write-to-Read Command Intervals**

Access Type	Bank Group	Timing Parameters	Note
Read-to-Write, minimum	Same	CL - CWL + RBL/2 + 1 <sup>t</sup> CK + <sup>t</sup> WPRE	1, 2
	Different	CL - CWL + RBL/2 + 1 <sup>t</sup> CK + <sup>t</sup> WPRE	1, 2
Write-to-Read, minimum	Same	CWL + WBL/2 + <sup>t</sup> WTR_L	1, 3
	Different	CWL + WBL/2 + <sup>t</sup> WTR_S	1, 3

- Notes:
1. These timings require extended calibrations times <sup>t</sup>ZQinit and <sup>t</sup>ZQCS.
  2. RBL: READ burst length associated with READ command, RBL = 8 for fixed 8 and on-the-fly mode 8 and RBL = 4 for fixed BC4 and on-the-fly mode BC4.
  3. WBL: WRITE burst length associated with WRITE command, WBL = 8 for fixed 8 and on-the-fly mode 8 or BC4 and WBL = 4 for fixed BC4 only.

### Read Timing – Clock-to-Data Strobe Relationship

The clock-to-data strobe relationship shown below is applicable in normal operation mode, that is, when the DLL is enabled and locked.


Rising data strobe edge parameters:

- $t_{DQSCK}$  (MIN) / (MAX) describes the allowed range for a rising data strobe edge relative to CK.
- $t_{DQSCK}$  is the actual position of a rising strobe edge relative to CK.
- $t_{QSH}$  describes the data strobe high pulse width.
- $t_{HZ(DQS)}$  DQS strobe going to high, nondrive level (shown in the postamble section of the figure below).

Falling data strobe edge parameters:

- $t_{QSL}$  describes the data strobe low pulse width.
- $t_{LZ(DQS)}$  DQS strobe going to low, initial drive level (shown in the preamble section of the figure below).

**Figure 122: Clock-to-Data Strobe Relationship**



Notes: 1. Within a burst, the rising strobe edge will vary within  $t_{DQSCK}$  while at the same voltage and temperature. However, when the device, voltage, and temperature variations are incorporated, the rising strobe edge variance window can shift between  $t_{DQSCK}$  (MIN) and  $t_{DQSCK}$  (MAX).

A timing of this window's right edge (latest) from rising CK\_t, CK\_c is limited by a device's actual  $t_{DQSCK}$  (MAX). A timing of this window's left inside edge (earliest) from rising CK\_t, CK\_c is limited by  $t_{DQSCK}$  (MIN).

2. Notwithstanding Note 1, a rising strobe edge with  $t_{DQSCK}$  (MAX) at T(n) can not be immediately followed by a rising strobe edge with  $t_{DQSCK}$  (MIN) at T(n + 1) because other timing relationships ( $t_{QSH}$ ,  $t_{QSL}$ ) exist: if  $t_{DQSCK}(n + 1) < 0$ :  $t_{DQSCK}(n) < 1.0 \cdot t_{CK} - (t_{QSH}(\text{MIN}) + t_{QSL}(\text{MIN})) - |t_{DQSCK}(n + 1)|$ .
3. The DQS\_t, DQS\_c differential output HIGH time is defined by  $t_{QSH}$ , and the DQS\_t, DQS\_c differential output LOW time is defined by  $t_{QSL}$ .
4.  $t_{LZ(DQS)}$  MIN and  $t_{HZ(DQS)}$  MIN are not tied to  $t_{DQSCK}$  (MIN) (early strobe case), and  $t_{LZ(DQS)}$  MAX and  $t_{HZ(DQS)}$  MAX are not tied to  $t_{DQSCK}$  (MAX) (late strobe case).
5. The minimum pulse width of READ preamble is defined by  $t_{RPRE}$  (MIN).
6. The maximum READ postamble is bound by  $t_{DQSCK}$  (MIN) plus  $t_{QSH}$  (MIN) on the left side and  $t_{HZDSQ}$  (MAX) on the right side.
7. The minimum pulse width of READ postamble is defined by  $t_{RPST}$  (MIN).

8. The maximum READ preamble is bound by  $t_{LZDQS}(\text{MIN})$  on the left side and  $t_{DQSCK}(\text{MAX})$  on the right side.

## Read Timing – Data Strobe-to-Data Relationship

The data strobe-to-data relationship is shown below and is applied when the DLL is enabled and locked.

**Note:**  $t_{DQSQ}$ : both rising/falling edges of DQS; no  $t_{AC}$  defined.

Rising data strobe edge parameters:

- $t_{DQSQ}$  describes the latest valid transition of the associated DQ pins.
- $t_{QH}$  describes the earliest invalid transition of the associated DQ pins.


Falling data strobe edge parameters:

- $t_{DQSQ}$  describes the latest valid transition of the associated DQ pins.
- $t_{QH}$  describes the earliest invalid transition of the associated DQ pins.

Data valid window parameters:

- $t_{DVWd}$  is the Data Valid Window per device per UI and is derived from  $[t_{QH} - t_{DQSQ}]$  of each UI on a given DRAM
- $t_{DVWp}$  is the Data Valid Window per pin per UI and is derived  $[t_{QH} - t_{DQSQ}]$  of each UI on a pin of a given DRAM

**Figure 123: Data Strobe-to-Data Relationship**




- Notes:
1.  $BL = 8$ ,  $RL = 11$  ( $AL = 0$ ,  $CL = 1$ ), Preamble =  $1^{t\text{CK}}$ .
  2.  $D_{OUTn}$  = data-out from column  $n$ .
  3. DES commands are shown for ease of illustration; other commands may be valid at these times.
  4. BL8 setting activated by either  $MRO[A1:0 = 00]$  or  $MRO[A1:0 = 01]$  and  $A12 = 1$  during READ commands at T0.
  5. Output timings are referenced to  $V_{DDQ}$ , and DLL on for locking.
  6.  $t_{DQSQ}$  defines the skew between DQS to data and does not define DQS to clock.

7. Early data transitions may not always happen at the same DQ. Data transitions of a DQ can vary (either early or late) within a burst.

### **$t_{LZ}(DQS)$ , $t_{LZ}(DQ)$ , $t_{HZ}(DQS)$ , and $t_{HZ}(DQ)$ Calculations**

$t_{HZ}$  and  $t_{LZ}$  transitions occur in the same time window as valid data transitions. These parameters are referenced to a specific voltage level that specifies when the device output is no longer driving  $t_{HZ}(DQS)$  and  $t_{HZ}(DQ)$ , or begins driving  $t_{LZ}(DQS)$  and  $t_{LZ}(DQ)$ . The figure below shows a method to calculate the point when the device is no longer driving  $t_{HZ}(DQS)$  and  $t_{HZ}(DQ)$ , or begins driving  $t_{LZ}(DQS)$  and  $t_{LZ}(DQ)$ , by measuring the signal at two different voltages. The actual voltage measurement points are not critical as long as the calculation is consistent.  $t_{LZ}(DQS)$ ,  $t_{LZ}(DQ)$ ,  $t_{HZ}(DQS)$ , and  $t_{HZ}(DQ)$  are defined as singled-ended parameters.


**Figure 124:  $t_{LZ}$  and  $t_{HZ}$  Method for Calculating Transitions and Endpoints**



- Notes:
1.  $V_{SW1} = (0.70 - 0.04) \times V_{DDQ}$  for both  $t_{LZ}$  and  $t_{HZ}$ .
  2.  $V_{SW2} = (0.70 + 0.04) \times V_{DDQ}$  for both  $t_{LZ}$  and  $t_{HZ}$ .
  3. Extrapolated point (low level) =  $V_{DDQ}/(50 + 34) \times 34 = 0.4 \times V_{DDQ}$   
 Driver impedance =  $RZQ/7 = 34\Omega$   
 $V_{TT}$  test load =  $50\Omega$  to  $V_{DDQ}$ .

## tRPRE Calculation


**Figure 125: tRPRE Method for Calculating Transitions and Endpoints**



- Notes:
- $V_{SW1} = (0.3 - 0.04) \times V_{DDQ}$ .
  - $V_{SW2} = (0.30 + 0.04) \times V_{DDQ}$ .
  - $DQS_t$  and  $DQS_c$  low level =  $V_{DDQ}/(50 + 34) \times 34 = 0.4 \times V_{DDQ}$   
Driver impedance =  $RZQ/7 = 34\Omega$   
 $V_{TT}$  test load =  $50\Omega$  to  $V_{DDQ}$ .

## tRPST Calculation

**Figure 126: tRPST Method for Calculating Transitions and Endpoints**



- Notes:
- $V_{SW1} = (-0.3 - 0.04) \times V_{DDQ}$ .
  - $V_{SW2} = (-0.30 + 0.04) \times V_{DDQ}$ .
  - $DQS_t$  and  $DQS_c$  low level =  $V_{DDQ}/(50 + 34) \times 34 = 0.4 \times V_{DDQ}$
- Driver impedance =  $RZQ/7 = 34\Omega$   
 $V_{TT}$  test load =  $50\Omega$  to  $V_{DDQ}$ .

## READ Burst Operation


DDR4 READ commands support bursts of BL8 (fixed), BC4 (fixed), and BL8/BC4 on-the-fly (OTF); OTF uses address A12 to control OTF when OTF is enabled:

- A12 = 0, BC4 (BC4 = burst chop)
- A12 = 1, BL8

READ commands can issue precharge automatically with a READ with auto precharge command (RDA), and is enabled by A10 HIGH:


- READ command with A10 = 0 (RD) performs standard read, bank remains active after READ burst.
- READ command with A10 = 1 (RDA) performs read with auto precharge, bank goes in to precharge after READ burst.

**Figure 127: READ Burst Operation, RL = 11 (AL = 0, CL = 11, BL8)**



- Notes:
1. BL8, RL = 0, AL = 0, CL = 11, Preamble = 1<sup>t</sup>CK.
  2. DO n = data-out from column n.
  3. DES commands are shown for ease of illustration; other commands may be valid at these times.
  4. BL8 setting activated by either MRO[1:0] = 00 or MRO[1:0] = 01 and A12 = 1 during READ command at T0.
  5. CA parity = Disable, CS to CA latency = Disable, Read DBI = Disable.


**Figure 128: READ Burst Operation, RL = 21 (AL = 10, CL = 11, BL8)**



- Notes:
1. BL8, RL = 21, AL = (CL - 1), CL = 11, Preamble = 1<sup>t</sup>CK.
  2. DO  $n$  = data-out from column  $n$ .
  3. DES commands are shown for ease of illustration; other commands may be valid at these times.
  4. BL8 setting activated by either MR0[1:0] = 00 or MR0[1:0] = 01 and A12 = 1 during READ command at T0.
  5. CA parity = Disable, CS to CA latency = Disable, Read DBI = Disable.


## READ Operation Followed by Another READ Operation

**Figure 129: Consecutive READ (BL8) with 1<sup>t</sup>CK Preamble in Different Bank Group**




- Notes:
1. BL8, AL = 0, CL = 11, Preamble = 1<sup>t</sup>CK.
  2. DO n (or b) = data-out from column n (or column b).
  3. DES commands are shown for ease of illustration; other commands may be valid at these times.
  4. BL8 setting activated by either MR0[1:0] = 00 or MR0[1:0] = 01 and A12 = 1 during READ commands at T0 and T4.
  5. CA parity = Disable, CS to CA latency = Disable, Read DBI = Disable.

**Figure 130: Consecutive READ (BL8) with 2<sup>t</sup>CK Preamble in Different Bank Group**




- Notes:
1. BL8, AL = 0, CL = 11, Preamble = 2<sup>t</sup>CK.
  2. DO n (or b) = data-out from column n (or column b).
  3. DES commands are shown for ease of illustration; other commands may be valid at these times.
  4. BL8 setting activated by either MR0[1:0] = 00 or MR0[1:0] = 01 and A12 = 1 during READ commands at T0 and T4.
  5. CA parity = Disable, CS to CA latency = Disable, Read DBI = Disable.

**Figure 131: Nonconsecutive READ (BL8) with 1<sup>t</sup>CK Preamble in Same or Different Bank Group**




- Notes:
1. BL8, AL = 0, CL = 11, Preamble = 1<sup>t</sup>CK,  $t_{CCD\_S/L} = 5$ .
  2. DO n (or b) = data-out from column n (or column b).
  3. DES commands are shown for ease of illustration; other commands may be valid at these times.
  4. BL8 setting activated by either MRO[1:0] = 00 or MRO[1:0] = 01 and A12 = 1 during READ commands at T0 and T5.
  5. CA parity = Disable, CS to CA latency = Disable, Read DBI = Disable.

**Figure 132: Nonconsecutive READ (BL8) with 2<sup>t</sup>CK Preamble in Same or Different Bank Group**




- Notes:
1. BL8, AL = 0, CL = 11, Preamble = 2<sup>t</sup>CK,  $t_{CCD\_S/L} = 6$ .
  2. DO n (or b) = data-out from column n (or column b).
  3. DES commands are shown for ease of illustration; other commands may be valid at these times.
  4. BL8 setting activated by either MRO[A1:0 = 00] or MRO[A1:0 = 01] and A12 = 1 during READ commands at T0 and T6.
  5. CA parity = Disable, CS to CA latency = Disable, Read DBI = Disable.
  6. 6  $t_{CCD\_S/L}$  = 5 isn't allowed in 2<sup>t</sup>CK preamble mode.


**Figure 133: READ (BC4) to READ (BC4) with 1<sup>t</sup>CK Preamble in Different Bank Group**



**Figure 134: READ (BC4) to READ (BC4) with 2<sup>t</sup>CK Preamble in Different Bank Group**




**Figure 135: READ (BL8) to READ (BC4) OTF with 1<sup>t</sup>CK Preamble in Different Bank Group**




- Notes:
1. BL = 8, AL = 0, CL = 11, Preamble = 1<sup>t</sup>CK.
  2. DO  $n$  (or  $b$ ) = data-out from column  $n$  (or column  $b$ ).
  3. DES commands are shown for ease of illustration; other commands may be valid at these times.
  4. BL8 setting activated by MR0[1:0] = 01 and A12 = 1 during READ commands at T0. BC4 setting activated by MR0[1:0] = 01 and A12 = 0 during READ commands at T4.
  5. CA parity = Disable, CS to CA latency = Disable, Read DBI = Disable.

**Figure 136: READ (BL8) to READ (BC4) OTF with 2<sup>t</sup>CK Preamble in Different Bank Group**




- Notes:
1. BL = 8, AL = 0, CL = 11, Preamble = 2<sup>t</sup>CK.
  2. DO  $n$  (or  $b$ ) = data-out from column  $n$  (or column  $b$ ).
  3. DES commands are shown for ease of illustration; other commands may be valid at these times.
  4. BL8 setting activated by MR0[1:0] = 01 and A12 = 1 during READ commands at T0. BC4 setting activated by MR0[1:0] = 01 and A12 = 0 during READ commands at T4.
  5. CA parity = Disable, CS to CA latency = Disable, Read DBI = Disable.

**Figure 137: READ (BC4) to READ (BL8) OTF with 1<sup>t</sup>CK Preamble in Different Bank Group**




**Figure 138: READ (BC4) to READ (BL8) OTF with 2<sup>t</sup>CK Preamble in Different Bank Group**




## READ Operation Followed by WRITE Operation

**Figure 139: READ (BL8) to WRITE (BL8) with 1<sup>t</sup>CK Preamble in Same or Different Bank Group**



- Notes:
1. BL = 8, RL = 11 (CL = 11, AL = 0), READ preamble = 1<sup>t</sup>CK, WL = 9 (CWL = 9, AL = 0), WRITE preamble = 1<sup>t</sup>CK.
  2. DO  $n$  = data-out from column  $n$ ; DI  $b$  = data-in from column  $b$ .
  3. DES commands are shown for ease of illustration; other commands may be valid at these times.
  4. BL8 setting activated by either MRO[1:0] = 00 or MRO[1:0] = 01 and A12 = 1 during READ commands at T0 and WRITE commands at T8.
  5. CA parity = Disable, CS to CA latency = Disable, Read DBI = Disable, Write DBI = Disable, Write CRC = Disable.


**Figure 140: READ (BL8) to WRITE (BL8) with 2<sup>t</sup>CK Preamble in Same or Different Bank Group**



- Notes:
1. BL = 8, RL = 11 (CL = 11, AL = 0), READ preamble = 2<sup>t</sup>CK, WL = 10 (CWL = 9+1 [see Note 5], AL = 0), WRITE preamble = 2<sup>t</sup>CK.
  2. DO  $n$  = data-out from column  $n$ ; DI  $b$  = data-in from column  $b$ .
  3. DES commands are shown for ease of illustration; other commands may be valid at these times.


4. BL8 setting activated by either MR0[1:0] = 00 or MR0[1:0] = 01 and A12 = 1 during READ commands at T0 and WRITE commands at T8.
5. When operating in  $2^t\text{CK}$  WRITE preamble mode, CWL may need to be programmed to a value at least 1 clock greater than the lowest CWL setting.
6. CA parity = Disable, CS to CA latency = Disable, Read DBI = Disable, Write DBI = Disable, Write CRC = Disable.

**Figure 141: READ (BC4) OTF to WRITE (BC4) OTF with  $1^t\text{CK}$  Preamble in Same or Different Bank Group**




- Notes:
1. BC = 4, RL = 11 (CL = 11, AL = 0), READ preamble =  $1^t\text{CK}$ , WL = 9 (CWL = 9, AL = 0), WRITE preamble =  $1^t\text{CK}$ .
  2. DO  $n$  = data-out from column  $n$ ; DI  $b$  = data-in from column  $b$ .
  3. DES commands are shown for ease of illustration; other commands may be valid at these times.
  4. BC4 (OTF) setting activated by MR0[1:0] = 01 and A12 = 0 during READ commands at T0 and WRITE commands at T6.
  5. CA parity = Disable, CS to CA latency = Disable, Read DBI = Disable, Write DBI = Disable, Write CRC = Disable.

**Figure 142: READ (BC4) OTF to WRITE (BC4) OTF with 2<sup>t</sup>CK Preamble in Same or Different Bank Group**



- Notes:
1. BC = 4, RL = 11 (CL = 11, AL = 0), READ preamble = 2<sup>t</sup>CK, WL = 10 (CWL = 9 + 1 [see Note 5], AL = 0), WRITE preamble = 2<sup>t</sup>CK.
  2. DO  $n$  = data-out from column  $n$ ; DI  $b$  = data-in from column  $b$ .
  3. DES commands are shown for ease of illustration; other commands may be valid at these times.
  4. BC4 (OTF) setting activated by MRO[1:0] = 01 and A12 = 0 during READ commands at T0 and WRITE commands at T6.
  5. When operating in 2<sup>t</sup>CK WRITE preamble mode, CWL may need to be programmed to a value at least 1 clock greater than the lowest CWL setting.
  6. CA parity = Disable, CS to CA latency = Disable, Read DBI = Disable, Write DBI = Disable, Write CRC = Disable.


**Figure 143: READ (BC4) Fixed to WRITE (BC4) Fixed with 1<sup>t</sup>CK Preamble in Same or Different Bank Group**



- Notes:
1. BC = 4, RL = 11 (CL = 11, AL = 0), READ preamble = 1<sup>t</sup>CK, WL = 9 (CWL = 9, AL = 0), WRITE preamble = 1<sup>t</sup>CK.
  2. DO  $n$  = data-out from column  $n$ ; DI  $b$  = data-in from column  $b$ .


3. DES commands are shown for ease of illustration; other commands may be valid at these times.
4. BC4 (fixed) setting activated by MRO[1:0] = 01.
5. CA parity = Disable, CS to CA latency = Disable, Read DBI = Disable, Write DBI = Disable, Write CRC = Disable.

**Figure 144: READ (BC4) Fixed to WRITE (BC4) Fixed with  $2^{tCK}$  Preamble in Same or Different Bank Group**




- Notes:
1. BC = 4, RL = 11 (CL = 11, AL = 0), READ preamble =  $2^{tCK}$ , WL = 9 (CWL = 9 + 1 [see Note 5], AL = 0), WRITE preamble =  $2^{tCK}$ .
  2. DO  $n$  = data-out from column  $n$ ; DI  $b$  = data-in from column  $b$ .
  3. DES commands are shown for ease of illustration; other commands may be valid at these times.
  4. BC4 (fixed) setting activated by MRO[1:0] = 10.
  5. When operating in  $2^{tCK}$  WRITE preamble mode, CWL may need to be programmed to a value at least 1 clock greater than the lowest CWL setting.
  6. CA parity = Disable, CS to CA latency = Disable, Read DBI = Disable, Write DBI = Disable, Write CRC = Disable.

**Figure 145: READ (BC4) to WRITE (BL8) OTF with 1<sup>t</sup>CK Preamble in Same or Different Bank Group**



- Notes:
1. BL = 8, RL = 11 (CL = 11, AL = 0), READ preamble = 1<sup>t</sup>CK, WL = 9 (CWL = 9, AL = 0), WRITE preamble = 1<sup>t</sup>CK.
  2. DO  $n$  = data-out from column  $n$ ; DI  $b$  = data-in from column  $b$ .
  3. DES commands are shown for ease of illustration; other commands may be valid at these times.
  4. BC4 setting activated by MR0[1:0] = 01 and A12 = 0 during WRITE commands at T0. BL8 setting activated by MR0[1:0] = 01 and A12 = 1 during READ commands at T6.
  5. CA parity = Disable, CS to CA latency = Disable, Read DBI = Disable, Write DBI = Disable, Write CRC = Disable.


**Figure 146: READ (BC4) to WRITE (BL8) OTF with 2<sup>t</sup>CK Preamble in Same or Different Bank Group**



- Notes:
1. BL = 8, RL = 11 (CL = 11, AL = 0), READ preamble = 2<sup>t</sup>CK, WL = 10 (CWL = 9 + 1 [see Note 5], AL = 0), WRITE preamble = 2<sup>t</sup>CK.
  2. DO  $n$  = data-out from column  $n$ ; DI  $b$  = data-in from column  $b$ .
  3. DES commands are shown for ease of illustration; other commands may be valid at these times.
  4. BC4 setting activated by MR0[1:0] = 01 and A12 = 0 during WRITE commands at T0. BL8 setting activated by MR0[1:0] = 01 and A12 = 1 during READ commands at T6.


5. CA parity = Disable, CS to CA latency = Disable, Read DBI = Disable, Write DBI = Disable, Write CRC = Disable.

**Figure 147: READ (BL8) to WRITE (BC4) OTF with 1<sup>t</sup>CK Preamble in Same or Different Bank Group**



- Notes:
1. BL = 8, RL = 11 (CL = 11, AL = 0), READ preamble = 1<sup>t</sup>CK, WL = 9 (CWL = 9, AL = 0), WRITE preamble = 1<sup>t</sup>CK.
  2. DO  $n$  = data-out from column  $n$ ; DI  $b$  = data-in from column  $b$ .
  3. DES commands are shown for ease of illustration; other commands may be valid at these times.
  4. BL8 setting activated by MR0[1:0] = 01 and A12 = 1 during READ commands at T0. BC4 setting activated by MR0[1:0] = 01 and A12 = 0 during WRITE commands at T8.
  5. CA parity = Disable, CS to CA latency = Disable, Read DBI = Disable, Write DBI = Disable, Write CRC = Disable.

**Figure 148: READ (BL8) to WRITE (BC4) OTF with 2<sup>t</sup>CK Preamble in Same or Different Bank Group**



- Notes:
1. BL = 8, RL = 11 (CL = 11, AL = 0), READ preamble = 2<sup>t</sup>CK, WL = 10 (CWL = 9 + 1 [see Note 5], AL = 0), WRITE preamble = 2<sup>t</sup>CK.
  2. DO  $n$  = data-out from column  $n$ ; DI  $b$  = data-in from column  $b$ .
  3. DES commands are shown for ease of illustration; other commands may be valid at these times.


4. BL8 setting activated by MR0[1:0] = 01 and A12 = 1 during READ commands at T0. BC4 setting activated by MR0[1:0] = 01 and A12 = 0 during WRITE commands at T8.
5. CA parity = Disable, CS to CA latency = Disable, Read DBI = Disable, Write DBI = Disable, Write CRC = Disable.

## READ Operation Followed by PRECHARGE Operation


The minimum external READ command to PRECHARGE command spacing to the same bank is equal to AL +  $t_{RTP}$  with  $t_{RTP}$  being the internal READ command to PRECHARGE command delay. Note that the minimum ACT to PRE timing,  $t_{RAS}$ , must be satisfied as well. The minimum value for the internal READ command to PRECHARGE command delay is given by  $t_{RTP} (\text{MIN}) = \text{MAX} (4 \times nCK, 7.5\text{ns})$ . A new bank ACTIVATE command may be issued to the same bank if the following two conditions are satisfied simultaneously:

- The minimum RAS precharge time ( $t_{RP} [\text{MIN}]$ ) has been satisfied from the clock at which the precharge begins.
- The minimum RAS cycle time ( $t_{RC} [\text{MIN}]$ ) from the previous bank activation has been satisfied.


**Figure 149: READ to PRECHARGE with 1 $t_{CK}$  Preamble**



- Notes:
1.  $RL = 11$  ( $CL = 11$ ,  $AL = 0$ ), Preamble =  $1t_{CK}$ ,  $t_{RTP} = 6$ ,  $t_{RP} = 11$ .
  2.  $DO_n$  = data-out from column  $n$ .
  3. DES commands are shown for ease of illustration; other commands may be valid at these times.
  4. The example assumes that  $t_{RAS} (\text{MIN})$  is satisfied at the PRECHARGE command time (T7) and that  $t_{RC} (\text{MIN})$  is satisfied at the next ACTIVATE command time (T18).
  5. CA parity = Disable, CS to CA latency = Disable, Read DBI = Disable.

**Figure 150: READ to PRECHARGE with  $2^{tCK}$  Preamble**



- Notes:
1.  $RL = 11$  ( $CL = 11$ ,  $AL = 0$ ), Preamble =  $2^{tCK}$ ,  $tRTP = 6$ ,  $tRP = 11$ .
  2. DO  $n$  = data-out from column  $n$ .
  3. DES commands are shown for ease of illustration; other commands may be valid at these times.
  4. The example assumes that  $tRAS$  (MIN) is satisfied at the PRECHARGE command time (T7) and that  $tRC$  (MIN) is satisfied at the next ACTIVATE command time (T18).
  5. CA parity = Disable, CS to CA latency = Disable, Read DBI = Disable.

**Figure 151: READ to PRECHARGE with Additive Latency and 1 $tCK$  Preamble**



- Notes:
1.  $RL = 20$  ( $CL = 11$ ,  $AL = CL - 2$ ), Preamble =  $1^{tCK}$ ,  $tRTP = 6$ ,  $tRP = 11$ .
  2. DO  $n$  = data-out from column  $n$ .

3. DES commands are shown for ease of illustration; other commands may be valid at these times.
4. The example assumes that  $t_{RAS}$  (MIN) is satisfied at the PRECHARGE command time (T16) and that  $t_{RC}$  (MIN) is satisfied at the next ACTIVATE command time (T27).
5. CA parity = Disable, CS to CA latency = Disable, Read DBI = Disable.

**Figure 152: READ with Auto Precharge and 1 $t_{CK}$  Preamble**




- Notes:
1.  $RL = 11$  ( $CL = 11$ ,  $AL = 0$ ), Preamble =  $1t_{CK}$ ,  $t_{RTP} = 6$ ,  $t_{RP} = 11$ .
  2.  $DO\ n$  = data-out from column  $n$ .
  3. DES commands are shown for ease of illustration; other commands may be valid at these times.
  4.  $t_{RTP} = 6$  setting activated by MR0[A11:9 = 001].
  5. The example assumes that  $t_{RC}$  (MIN) is satisfied at the next ACTIVATE command time (T18).
  6. CA parity = Disable, CS to CA latency = Disable, Read DBI = Disable.

**Figure 153: READ with Auto Precharge, Additive Latency, and 1<sup>t</sup>CK Preamble**


- Notes:
1. RL = 20 (CL = 11, AL = CL - 2), Preamble = 1<sup>t</sup>CK, tRTP = 6, tRP = 11.
  2. DO n = data-out from column n.
  3. DES commands are shown for ease of illustration; other commands may be valid at these times.
  4. tRTP = 6 setting activated by MR0[11:9] = 001.
  5. The example assumes that tRC (MIN) is satisfied at the next ACTIVATE command time (T27).
  6. CA parity = Disable, CS to CA latency = Disable, Read DBI = Disable.

### READ Operation with Read Data Bus Inversion (DBI)


**Figure 154: Consecutive READ (BL8) with 1<sup>t</sup>CK Preamble and DBI in Different Bank Group**


- Notes:
1. BL = 8, AL = 0, CL = 11, Preamble = 1<sup>t</sup>CK, RL = 11 + 2 (Read DBI adder).

2. DO  $n$  (or  $b$ ) = data-out from column  $n$  (or  $b$ ); DBI  $n$  (or  $b$ ) = data bus inversion from column  $n$  (or  $b$ ).
3. DES commands are shown for ease of illustration; other commands may be valid at these times.
4. BL8 setting activated by either MR0[1:0] = 00 or MR0[1:0] = 01 and A12 = 1 during READ commands at T0 and T4.
5. CA parity = Disable, CS to CA latency = Disable, Read DBI = Enable.


## READ Operation with Command/Address Parity (CA Parity)

**Figure 155: Consecutive READ (BL8) with 1<sup>t</sup>CK Preamble and CA Parity in Different Bank Group**



- Notes:
1. BL = 8, AL = 0, CL = 11, PL = 4, (RL = CL + AL + PL = 15), Preamble = 1<sup>t</sup>CK.
  2. DO  $n$  (or  $b$ ) = data-out from column  $n$  (or  $b$ ).
  3. DES commands are shown for ease of illustration; other commands may be valid at these times.
  4. BL8 setting activated by either MR0[A1:A0 = 00] or MR0[A1:A0 = 01] and A12 = 1 during READ commands at T0 and T4.
  5. CA parity = Enable, CS to CA latency = Disable, Read DBI = Enable.


**Figure 156: READ (BL8) to WRITE (BL8) with 1<sup>t</sup>CK Preamble and CA Parity in Same or Different Bank Group**



- Notes:
1. BL = 8, AL = 0, CL = 11, PL = 4, (RL = CL + AL + PL = 15), READ preamble = 1<sup>t</sup>CK, CWL = 9, AL = 0, PL = 4, (WL = CL + AL + PL = 13), WRITE preamble = 1<sup>t</sup>CK.
  2. DO  $n$  = data-out from column  $n$ , DI  $b$  = data-in from column  $b$ .
  3. DES commands are shown for ease of illustration; other commands may be valid at these times.
  4. BL8 setting activated by either MR0[1:0] = 00 or MR0[1:0] = 01 and A12 = 1 during READ commands at T0 and WRITE command at T8.
  5. CA parity = Enable, CS to CA latency = Disable, Read DBI = Disable, Write DBI = Disable, Write CRC = Disable.


## READ Followed by WRITE with CRC Enabled

**Figure 157: READ (BL8) to WRITE (BL8 or BC4: OTF) with 1<sup>t</sup>CK Preamble and Write CRC in Same or Different Bank Group**



- Notes:
1. BL = 8 (or BC = 4: OTF for Write), RL = 11 (CL = 11, AL = 0), READ preamble = 1<sup>t</sup>CK, WL = 9 (CWL = 9, AL = 0), WRITE preamble = 1<sup>t</sup>CK.
  2. DO  $n$  = data-out from column  $n$ , DI  $b$  = data-in from column  $b$ .
  3. DES commands are shown for ease of illustration; other commands may be valid at these times.
  4. BL8 setting activated by either MR0[1:0] = 00 or MR0[1:0] = 01 and A12 = 1 during READ commands at T0 and WRITE commands at T8.
  5. BC4 setting activated by MR0[1:0] = 01 and A12 = 0 during WRITE commands at T8.
  6. CA parity = Disable, CS to CA latency = Disable, Read DBI = Disable, Write DBI = Disable, Write CRC = Enable.


**Figure 158: READ (BC4: Fixed) to WRITE (BC4: Fixed) with 1<sup>t</sup>CK Preamble and Write CRC in Same or Different Bank Group**



- Notes:
1. BC = 4 (Fixed), RL = 11 (CL = 11, AL = 0), READ preamble = 1<sup>t</sup>CK, WL = 9 (CWL = 9, AL = 0), WRITE preamble = 1<sup>t</sup>CK.
  2. DO  $n$  = data-out from column  $n$ , DI  $b$  = data-in from column  $b$ .
  3. DES commands are shown for ease of illustration; other commands may be valid at these times.
  4. BC4 setting activated by MR0[1:0] = 10.
  5. CA parity = Disable, CS to CA latency = Disable, Read DBI = Disable, Write DBI = Disable, Write CRC = Enable.

## READ Operation with Command/Address Latency (CAL) Enabled


**Figure 159: Consecutive READ (BL8) with CAL (3<sup>t</sup>CK) and 1<sup>t</sup>CK Preamble in Different Bank Group**



- Notes:
1. BL = 8, RL = 11 (CL = 11, AL = 0), READ preamble = 1<sup>t</sup>CK.

2. DI  $n$  (or  $b$ ) = data-in from column  $n$  (or  $b$ ).
3. DES commands are shown for ease of illustration; other commands may be valid at these times.
4. BL8 setting activated by either MR0[1:0] = 00 or MR0[1:0] = 01 and A12 = 1 during READ commands at T3 and T7.
5. CA parity = Disable, CS to CA latency = Enable, Read DBI = Disable, Write DBI = Disable, Write CRC = Disable.
6. Enabling CAL mode does not impact ODT control timings. The same timing relationship relative to the command/address bus as when CAL is disabled should be maintained.

**Figure 160: Consecutive READ (BL8) with CAL (4<sup>t</sup>CK) and 1<sup>t</sup>CK Preamble in Different Bank Group**



- Notes:
1. BL = 8, RL = 11 (CL = 11, AL = 0), READ preamble = 1<sup>t</sup>CK.
  2. DI  $n$  (or  $b$ ) = data-in from column  $n$  (or  $b$ ).
  3. DES commands are shown for ease of illustration; other commands may be valid at these times.
  4. BL8 setting activated by either MR0[1:0] = 00 or MR0[1:0] = 01 and A12 = 1 during READ commands at T3 and T8.
  5. CA parity = Disable, CS to CA latency = Enable, Read DBI = Disable, Write DBI = Disable, Write CRC = Disable.
  6. Enabling CAL mode does not impact ODT control timings. The same timing relationship relative to the command/address bus as when CAL is disabled should be maintained.

## WRITE Operation

### Write Timing Definitions

The write timings shown in the following figures are applicable in normal operation mode, that is, when the DLL is enabled and locked.

### Write Timing – Clock-to-Data Strobe Relationship


The clock-to-data strobe relationship is shown below and is applicable in normal operation mode, that is, when the DLL is enabled and locked.

Rising data strobe edge parameters:

- $t_{DQSS\ (MIN)}$  to  $t_{DQSS\ (MAX)}$  describes the allowed range for a rising data strobe edge relative to CK.
- $t_{DQSS}$  is the actual position of a rising strobe edge relative to CK.
- $t_{DQSH}$  describes the data strobe high pulse width.
- $t_{WPST}$  strobe going to HIGH, nondrive level (shown in the postamble section of the graphic below).

Falling data strobe edge parameters:


- $t_{DQL}$  describes the data strobe low pulse width.
- $t_{WPRE}$  strobe going to LOW, initial drive level (shown in the preamble section of the graphic below).

**Figure 161: Write Timing Definition**


- Notes:
1. BL8, WL = 9 (AL = 0, CWL = 9).
  2.  $D_{IN}n$  = data-in from column  $n$ .
  3. DES commands are shown for ease of illustration; other commands may be valid at these times.
  4. BL8 setting activated by either MR0[1:0] = 00 or MR0[1:0] = 01 and A12 = 1 during WRITE command at T0.
  5. tDQSS must be met at each rising clock edge.

## **tWPRE Calculation**

**Figure 162: tWPRE Method for Calculating Transitions and Endpoints**




**Notes:**

1.  $V_{SW1} = (0.1) \times V_{IH,DIFF,DQS}$ .
2.  $V_{SW2} = (0.9) \times V_{IH,DIFF,DQS}$ .

## <sup>t</sup>WPST Calculation


**Figure 163: <sup>t</sup>WPST Method for Calculating Transitions and Endpoints**




- Notes:
1.  $V_{SW1} = (0.9) \times V_{IL,diff,DQS}$ .
  2.  $V_{SW2} = (0.1) \times V_{IL,diff,DQS}$ .

## Write Timing – Data Strobe-to-Data Relationship

The DQ input receiver uses a compliance mask (Rx) for voltage and timing as shown in the figure below. The receiver mask (Rx mask) defines the area where the input signal must not encroach in order for the DRAM input receiver to be able to successfully capture a valid input signal. The Rx mask is not the valid data-eye. TdiVW and V<sub>diVW</sub> define the absolute maximum Rx mask.


**Figure 164: Rx Compliance Mask**


$V_{CENTDQ,midpoint}$  is defined as the midpoint between the largest  $V_{REFDQ}$  voltage level and the smallest  $V_{REFDQ}$  voltage level across all DQ pins for a given DRAM. Each DQ pin's  $V_{REFDQ}$  is defined by the center (widest opening) of the cumulative data input eye as depicted in the following figure. This means a DRAM's level variation is accounted for within the DRAM Rx mask. The DRAM  $V_{REFDQ}$  level will be set by the system to account for  $R_{ON}$  and ODT settings.

**Figure 165:  $V_{CENT\_DQ}$   $V_{REFDQ}$  Voltage Variation**


The following figure shows the Rx mask requirements both from a midpoint-to-midpoint reference (left side) and from an edge-to-edge reference. The intent is not to add any new requirement or specification between the two but rather how to convert the relationship between the two methodologies. The minimum data-eye shown in the composite view is not actually obtainable due to the minimum pulse width requirement.


**Figure 166: Rx Mask DQ-to-DQS Timings**



- Notes:
1. DQx represents an optimally centered mask.  
DQy represents earliest valid mask.  
DQz represents latest valid mask.
  2. DRAMA represents a DRAM without any DQS/DQ skews.  
DRAMB represents a DRAM with early skews (negative  $t^{DQS2DQ}$ ).  
DRAMC represents a DRAM with delayed skews (positive  $t^{DQS2DQ}$ ).
  3. This figure shows the skew allowed between DRAM-to-DRAM and between DQ-to-DQ for a DRAM. Signals assume data is center-aligned at DRAM latch.  
 $T_{diPW}$  is not shown; composite data-eyes shown would violate  $T_{diPW}$ .  
 $V_{CENTDQ,midpoint}$  is not shown but is assumed to be midpoint of  $V_{divw}$ .

The previous figure shows the basic Rx mask requirements. Converting the Rx mask requirements to a classical DQ-to-DQS relationship is shown in the following figure. It should become apparent that DRAM write training is required to take full advantage of the Rx mask.

**Figure 167: Rx Mask DQ-to-DQS DRAM-Based Timings**




- Notes:
1. DQx represents an optimally centered mask.  
DQy represents earliest valid mask.  
DQz represents latest valid mask.
  2.  $*\text{Skew} = \text{tDQS2DQ} + 0.5 \times \text{TdiVW}$   
DRAMa represents a DRAM without any DQS/DQ skews.  
DRAMb represents a DRAM with the earliest skews (negative  $\text{tDQS2DQ}$ ,  $\text{tDSy} > *\text{Skew}$ ).  
DRAMc represents a DRAM with the latest skews (positive  $\text{tDQS2DQ}$ ,  $\text{tDHz} > *\text{Skew}$ ).
  3.  $\text{tDS}/\text{tDH}$  are traditional data-eye setup/hold edges at DC levels.  
 $\text{tDS}$  and  $\text{tDH}$  are not specified;  $\text{tDH}$  and  $\text{tDS}$  may be any value provided the pulse width and Rx mask limits are not violated.  
 $\text{tDH} (\text{MIN}) > \text{TdiVW} + \text{tDS} (\text{MIN}) + \text{tDQ2DQ}$ .

The DDR4 SDRAM's input receivers are expected to capture the input data with an Rx mask of TdiVW provided the minimum pulse width is satisfied. The DRAM controller will have to train the data input buffer to utilize the Rx mask specifications to this maxi-

mum benefit. If the DRAM controller does not train the data input buffers, then the worst case limits have to be used for the Rx mask ( $T_{diVW} + 2 \times t_{DQS2DQ}$ ), which will generally be the classical minimum ( $t_{DS}$  and  $t_{DH}$ ) and is required as well.

**Figure 168: Example of Data Input Requirements Without Training**



## WRITE Burst Operation

The following write timing diagrams are intended to help understand each write parameter's meaning and are only examples. Each parameter will be defined in detail separately. In these write timing diagrams, CK and DQS are shown aligned, and DQS and DQ are shown center-aligned for the purpose of illustration.

DDR4 WRITE command supports bursts of BL8 (fixed), BC4 (fixed), and BL8/BC4 on-the-fly (OTF); OTF uses address A12 to control OTF when OTF is enabled:

- A12 = 0, BC4 (BC4 = burst chop)
- A12 = 1, BL8

WRITE commands can issue precharge automatically with a WRITE with auto precharge (WRA) command, which is enabled by A10 HIGH.


- WRITE command with A10 = 0 (WR) performs standard write, bank remains active after WRITE burst
- WRITE command with A10 = 1 (WRA) performs write with auto precharge, bank goes into precharge after WRITE burst

The DATA MASK (DM) function is supported for the x8 and x16 configurations only (the DM function is not supported on x4 devices). The DM function shares a common pin with the DBI\_n and TDQS functions. The DM function only applies to WRITE operations and cannot be enabled at the same time the DBI function is enabled.


- If DM\_n is sampled LOW on a given byte lane, the DRAM masks the write data received on the DQ inputs.

- If DM\_n is sampled HIGH on a given byte lane, the DRAM does not mask the data and writes this data into the DRAM core.
- If CRC write is enabled, then DM enabled (via MRS) will be selected between write CRC nonpersistent mode (DM disabled) and write CRC persistent mode (DM enabled).

**Figure 169: WRITE Burst Operation, WL = 9 (AL = 0, CWL = 9, BL8)**




- Notes:
1. BL8, WL = 0, AL = 0, CWL = 9, Preamble = 1<sup>t</sup>CK.
  2. DI  $n$  = Data-in from column  $n$ .
  3. DES commands are shown for ease of illustration; other commands may be valid at these times.
  4. BL8 setting activated by either MR0[1:0] = 00 or MR0[1:0] = 01 and A12 = 1 during WRITE command at T0.
  5. CA parity = Disable, CS to CA atency = Disable, Read DBI = Disable.

**Figure 170: WRITE Burst Operation, WL = 19 (AL = 10, CWL = 9, BL8)**


- Notes:
1. BL8, WL = 19, AL = 10 (CL - 1), CWL = 9, Preamble = 1<sup>t</sup>CK.
  2. DI  $n$  = data-in from column  $n$ .
  3. DES commands are shown for ease of illustration; other commands may be valid at these times.
  4. BL8 setting activated by either MR0[1:0] = 00 or MR0[1:0] = 01 and A12 = 1 during WRITE command at T0.
  5. CA parity = Disable, CS to CA latency = Disable, Read DBI = Disable.


## WRITE Operation Followed by Another WRITE Operation

**Figure 171: Consecutive WRITE (BL8) with 1<sup>t</sup>CK Preamble in Different Bank Group**


- Notes:
1. BL8, AL = 0, CWL = 9, Preamble = 1<sup>t</sup>CK.
  2. DI  $n$  (or  $b$ ) = data-in from column  $n$  (or column  $b$ ).


3. DES commands are shown for ease of illustration; other commands may be valid at these times.
4. BL8 setting activated by either MR0[1:0] = 00 or MR0[1:0] = 01 and A12 = 1 during WRITE commands at T0 and T4.
5. CA parity = Disable, CS to CA latency = Disable, Write DBI = Disable, Write CRC = Disable.
6. The write recovery time ( $t_{WR}$ ) and write timing parameter ( $t_{WTR}$ ) are referenced from the first rising clock edge after the last write data shown at T17.

**Figure 172: Consecutive WRITE (BL8) with  $2^{t_{CK}}$  Preamble in Different Bank Group**




- Notes:
1. BL8, AL = 0, CWL = 9 + 1 = 10 (see Note 7), Preamble =  $2^{t_{CK}}$ .
  2. DI n (or b) = data-in from column n (or column b).
  3. DES commands are shown for ease of illustration; other commands may be valid at these times.
  4. BL8 setting activated by either MR0[1:0] = 00 or MR0[1:0] = 01 and A12 = 1 during WRITE commands at T0 and T4.
  5. CA parity = Disable, CS to CA latency = Disable, Write DBI = Disable, Write CRC = Disable.
  6. The write recovery time ( $t_{WR}$ ) and write timing parameter ( $t_{WTR}$ ) are referenced from the first rising clock edge after the last write data shown at T17.
  7. When operating in  $2^{t_{CK}}$  WRITE preamble mode, CWL may need to be programmed to a value at least 1 clock greater than the lowest CWL setting supported in the applicable  $t_{CK}$  range, which means CWL = 9 is not allowed when operating in  $2^{t_{CK}}$  WRITE preamble mode.

**Figure 173: Nonconsecutive WRITE (BL8) with 1<sup>t</sup>CK Preamble in Same or Different Bank Group**



- Notes:
1. BL8, AL = 0, CWL = 9, Preamble = 1<sup>t</sup>CK,  $t_{CCD\_S/L} = 5$ <sup>t</sup>CK.
  2. DI n (or b) = data-in from column n (or column b).
  3. DES commands are shown for ease of illustration; other commands may be valid at these times.
  4. BL8 setting activated by either MR0[1:0] = 00 or MR0[1:0] = 01 and A12 = 1 during WRITE commands at T0 and T5.
  5. CA parity = Disable, CS to CA latency = Disable, Write DBI = Disable, Write CRC = Disable.
  6. The write recovery time (<sup>t</sup>WR) and write timing parameter (<sup>t</sup>WTR) are referenced from the first rising clock edge after the last write data shown at T18.


**Figure 174: Nonconsecutive WRITE (BL8) with 2<sup>t</sup>CK Preamble in Same or Different Bank Group**



- Notes:
1. BL8, AL = 0, CWL = 9 + 1 = 10 (see Note 8), Preamble = 2<sup>t</sup>CK,  $t_{CCD\_S/L} = 6$ <sup>t</sup>CK.
  2. DI n (or b) = data-in from column n (or column b).
  3. DES commands are shown for ease of illustration; other commands may be valid at these times.
  4. BL8 setting activated by either MR0[1:0] = 00 or MR0[1:0] = 01 and A12 = 1 during WRITE commands at T0 and T6.


5. CA parity = Disable, CS to CA latency = Disable, Write DBI = Disable, Write CRC = Disable.
6.  $t_{CCD\_S/L} = 5$  isn't allowed in  $2^{t_{CK}}$  preamble mode.
7. The write recovery time ( $t_{WR}$ ) and write timing parameter ( $t_{WTR}$ ) are referenced from the first rising clock edge after the last write data shown at T20.
8. When operating in  $2^{t_{CK}}$  WRITE preamble mode, CWL may need to be programmed to a value at least 1 clock greater than the lowest CWL setting supported in the applicable  $t_{CK}$  range, which means CWL = 9 is not allowed when operating in  $2^{t_{CK}}$  WRITE preamble mode.

**Figure 175: WRITE (BC4) OTF to WRITE (BC4) OTF with  $1^{t_{CK}}$  Preamble in Different Bank Group**




- Notes:
1. BC4, AL = 0, CWL = 9, Preamble =  $1^{t_{CK}}$ .
  2. DI  $n$  (or  $b$ ) = data-in from column  $n$  (or column  $b$ ).
  3. DES commands are shown for ease of illustration; other commands may be valid at these times.
  4. BC4 setting activated by MR0[1:0] = 01 and A12 = 0 during WRITE commands at T0 and T4.
  5. CA parity = Disable, CS to CA latency = Disable, Write DBI = Disable, Write CRC = Disable.
  6. The write recovery time ( $t_{WR}$ ) and write timing parameter ( $t_{WTR}$ ) are referenced from the first rising clock edge after the last write data shown at T17.

**Figure 176: WRITE (BC4) OTF to WRITE (BC4) OTF with 2<sup>t</sup>CK Preamble in Different Bank Group**



- Notes:
1. BC4, AL = 0, CWL = 9 + 1 = 10 (see Note 7), Preamble = 2<sup>t</sup>CK.
  2. DI *n* (or *b*) = data-in from column *n* (or column *b*).
  3. DES commands are shown for ease of illustration; other commands may be valid at these times.
  4. BC4 setting activated by MR0[1:0] = 01 and A12 = 1 during WRITE commands at T0 and T4.
  5. CA parity = Disable, CS to CA latency = Disable, Write DBI = Disable, Write CRC = Disable.
  6. The write recovery time (<sup>t</sup>WR) and write timing parameter (<sup>t</sup>WTR) are referenced from the first rising clock edge after the last write data shown at T18.
  7. When operating in 2<sup>t</sup>CK WRITE preamble mode, CWL may need to be programmed to a value at least 1 clock greater than the lowest CWL setting supported in the applicable <sup>t</sup>CK range, which means CWL = 9 is not allowed when operating in 2<sup>t</sup>CK WRITE preamble mode.


**Figure 177: WRITE (BC4) Fixed to WRITE (BC4) Fixed with 1<sup>t</sup>CK Preamble in Different Bank Group**




- Notes:
1. BC4, AL = 0, CWL = 9, Preamble = 1<sup>t</sup>CK.
  2. DI *n* (or *b*) = data-in from column *n* (or column *b*).

3. DES commands are shown for ease of illustration; other commands may be valid at these times.
4. BC4 (fixed) setting activated by MR0[1:0] = 10.
5. CA parity = Disable, CS to CA latency = Disable, Write DBI = Disable, Write CRC = Disable.
6. The write recovery time ( $t_{WR}$ ) and write timing parameter ( $t_{WTR}$ ) are referenced from the first rising clock edge after the last write data shown at T15.

**Figure 178: WRITE (BL8) to WRITE (BC4) OTF with 1<sup>t</sup>CK Preamble in Different Bank Group**




- Notes:
1. BL = 8/BC = 4, AL = 0, CL = 9, Preamble = 1<sup>t</sup>CK.
  2. DI *n* (or *b*) = data-in from column *n* (or column *b*).
  3. DES commands are shown for ease of illustration; other commands may be valid at these times.
  4. BL8 setting activated by MR0[1:0] = 01 and A12 = 1 during WRITE command at T0.
  - BC4 setting activated by MR0[1:0] = 01 and A12 = 0 during WRITE command at T4.
  5. CA parity = Disable, CS to CA latency = Disable, Read DBI = Disable, Write CRC = Disable.
  6. The write recovery time ( $t_{WR}$ ) and write timing parameter ( $t_{WTR}$ ) are referenced from the first rising clock edge after the last write data shown at T17.

**Figure 179: WRITE (BC4) OTF to WRITE (BL8) with 1<sup>t</sup>CK Preamble in Different Bank Group**


- Notes:
1. BL = 8/BC = 4, AL = 0, CL = 9, Preamble = 1<sup>t</sup>CK.
  2. DI  $n$  (or  $b$ ) = data-in from column  $n$  (or column  $b$ ).
  3. DES commands are shown for ease of illustration; other commands may be valid at these times.
  4. BC4 setting activated by MR0[1:0] = 01 and A12 = 0 during WRITE command at T0.
  5. BL8 setting activated by MR0[1:0] = 01 and A12 = 1 during WRITE command at T4.
  6. The write recovery time ( $t^{\text{WR}}$ ) and write timing parameter ( $t^{\text{WTR}}$ ) are referenced from the first rising clock edge after the last write data shown at T17.


## WRITE Operation Followed by READ Operation

**Figure 180: WRITE (BL8) to READ (BL8) with 1<sup>t</sup>CK Preamble in Different Bank Group**


- Notes:
1. BL = 8, WL = 9 (CWL = 9, AL = 0), CL = 11, READ preamble = 1<sup>t</sup>CK, WRITE preamble = 1<sup>t</sup>CK.
  2. DI  $b$  = data-in from column  $b$ .
  3. DES commands are shown for ease of illustration; other commands may be valid at these times.


4. BL8 setting activated by either MR0[1:0] = 00 or MR0[1:0] = 01 and A12 = 1 during WRITE command at T0 and READ command at T15.
5. CA parity = Disable, CS to CA latency = Disable, Read DBI = Disable, Write DBI = Disable, Write CRC = Disable.
6. The write timing parameter ( $t_{WTR\_S}$ ) is referenced from the first rising clock edge after the last write data shown at T13.

**Figure 181: WRITE (BL8) to READ (BL8) with 1<sup>t</sup>CK Preamble in Same Bank Group**




- Notes:
1. BL = 8, WL = 9 (CWL = 9, AL = 0), CL = 11, READ preamble = 1<sup>t</sup>CK, WRITE preamble = 1<sup>t</sup>CK.
  2. DI b = data-in from column b.
  3. DES commands are shown for ease of illustration; other commands may be valid at these times.
  4. BL8 setting activated by either MR0[1:0] = 00 or MR0[1:0] = 01 and A12 = 1 during WRITE command at T0 and READ command at T15.
  5. CA parity = Disable, CS to CA latency = Disable, Read DBI = Disable, Write DBI = Disable, Write CRC = Disable.
  6. The write timing parameter ( $t_{WTR\_L}$ ) is referenced from the first rising clock edge after the last write data shown at T13.

**Figure 182: WRITE (BC4) OTF to READ (BC4) OTF with 1<sup>t</sup>CK Preamble in Different Bank Group**



- Notes:
1. BC = 4, WL = 9 (CWL = 9, AL = 0), CL = 11, READ preamble = 1<sup>t</sup>CK, WRITE preamble = 1<sup>t</sup>CK.
  2. DI *b* = data-in from column *b*.
  3. DES commands are shown for ease of illustration; other commands may be valid at these times.
  4. BC4 setting activated by MR0[1:0] = 01 and A12 = 0 during WRITE command at T0 and READ command at T15.
  5. CA parity = Disable, CS to CA latency = Disable, Read DBI = Disable, Write DBI = Disable, Write CRC = Disable.
  6. The write timing parameter (*tWTR\_S*) is referenced from the first rising clock edge after the last write data shown at T13.


**Figure 183: WRITE (BC4) OTF to READ (BC4) OTF with 1<sup>t</sup>CK Preamble in Same Bank Group**



- Notes:
1. BC = 4, WL = 9 (CWL = 9, AL = 0), CL = 11, READ preamble = 1<sup>t</sup>CK, WRITE preamble = 1<sup>t</sup>CK.
  2. DI *b* = data-in from column *b*.
  3. DES commands are shown for ease of illustration; other commands may be valid at these times.
  4. BC4 setting activated by MR0[1:0] = 01 and A12 = 0 during WRITE command at T0 and READ command at T17.


5. CA parity = Disable, CS to CA latency = Disable, Read DBI = Disable, Write DBI = Disable, Write CRC = Disable.
6. The write timing parameter ( $t_{WTR\_L}$ ) is referenced from the first rising clock edge after the last write data shown at T13.

**Figure 184: WRITE (BC4) Fixed to READ (BC4) Fixed with 1  $t_{CK}$  Preamble in Different Bank Group**



- Notes:
1. BC = 4, WL = 9 (CWL = 9, AL = 0), CL = 11, READ preamble = 1  $t_{CK}$ , WRITE preamble = 1  $t_{CK}$ .
  2. DI  $b$  = data-in from column  $b$ .
  3. DES commands are shown for ease of illustration; other commands may be valid at these times.
  4. BC4 setting activated by MR0[1:0] = 10.
  5. CA parity = Disable, CS to CA latency = Disable, Read DBI = Disable, Write DBI = Disable, Write CRC = Disable.
  6. The write timing parameter ( $t_{WTR\_S}$ ) is referenced from the first rising clock edge after the last write data shown at T11.

**Figure 185: WRITE (BC4) Fixed to READ (BC4) Fixed with 1 $t_{CK}$  Preamble in Same Bank Group**




- Notes:
1. BC = 4, WL = 9 (CWL = 9, AL = 0), CL = 11, READ preamble = 1  $t_{CK}$ , WRITE preamble = 1  $t_{CK}$ .
  2. DI  $b$  = data-in from column  $b$ .

3. DES commands are shown for ease of illustration; other commands may be valid at these times.
4. BC4 setting activated by MR0[1:0] = 10.
5. CA parity = Disable, CS to CA latency = Disable, Read DBI = Disable, Write DBI = Disable, Write CRC = Disable.
6. The write timing parameter ( $t_{WTR\_L}$ ) is referenced from the first rising clock edge after the last write data shown at T11.


## WRITE Operation Followed by PRECHARGE Operation

The minimum external WRITE command to PRECHARGE command spacing is equal to WL (AL + CWL) plus either 4<sup>t</sup>CK (BL8/BC4-OTF) or 2<sup>t</sup>CK (BC4-fixed) plus  $t_{WR}$ . The minimum ACT to PRE timing,  $t_{RAS}$ , must be satisfied as well.


**Figure 186: WRITE (BL8/BC4-OTF) to PRECHARGE with 1<sup>t</sup>CK Preamble**



- Notes:
1. BL = 8 with BC4-OTF, WL = 9 (CWL = 9, AL = 0 ), Preamble = 1<sup>t</sup>CK,  $t_{WR}$  = 12.
  2. DI  $n$  = data-in from column  $n$ .
  3. DES commands are shown for ease of illustration; other commands may be valid at these times.
  4. BC4 setting activated by MR0[1:0] = 01 and A12 = 0 during WRITE command at T0. BL8 setting activated by MR0[1:0] = 00 or MR0[1:0] = 01 and A12 = 1 during WRITE command at T0.
  5. CA parity = Disable, CS to CA latency = Disable, Read DBI = Disable, CRC = Disable.
  6. The write recovery time ( $t_{WR}$ ) is referenced from the first rising clock edge after the last write data shown at T13.  $t_{WR}$  specifies the last burst WRITE cycle until the PRECHARGE command can be issued to the same bank.

**Figure 187: WRITE (BC4-Fixed) to PRECHARGE with 1<sup>t</sup>CK Preamble**



- Notes:
1. BC4 = fixed, WL = 9 (CWL = 9, AL = 0 ), Preamble = 1<sup>t</sup>CK, t<sup>WR</sup> = 12.
  2. DI  $n$  = data-in from column  $n$ .
  3. DES commands are shown for ease of illustration; other commands may be valid at these times.
  4. BC4 setting activated by MRO[1:0] = 10.
  5. CA parity = Disable, CS to CA latency = Disable, Read DBI = Disable, CRC = Disable.
  6. The write recovery time (t<sup>WR</sup>) is referenced from the first rising clock edge after the last write data shown at T11. t<sup>WR</sup> specifies the last burst WRITE cycle until the PRECHARGE command can be issued to the same bank.

**Figure 188: WRITE (BL8/BC4-OTF) to Auto PRECHARGE with 1<sup>t</sup>CK Preamble**


- Notes:
1. BL = 8 with BC4-OTF, WL = 9 (CWL = 9, AL = 0 ), Preamble = 1<sup>t</sup>CK, t<sup>WR</sup> = 12.
  2. DI  $n$  = data-in from column  $n$ .
  3. DES commands are shown for ease of illustration; other commands may be valid at these times.
  4. BC4 setting activated by MRO[1:0] = 01 and A12 = 0 during WRITE command at T0. BL8 setting activated by MRO[1:0] = 00 or MRO[1:0] = 01 and A12 = 1 during WRITE command at T0.
  5. CA parity = Disable, CS to CA latency = Disable, Read DBI = Disable, CRC = Disable.

6. The write recovery time ( $t_{WR}$ ) is referenced from the first rising clock edge after the last write data shown at T11.  $t_{WR}$  specifies the last burst WRITE cycle until the PRECHARGE command can be issued to the same bank.


**Figure 189: WRITE (BC4-Fixed) to Auto PRECHARGE with  $1^{tCK}$  Preamble**



- Notes:
1. BC4 = fixed, WL = 9 (CWL = 9, AL = 0 ), Preamble =  $1^{tCK}$ ,  $t_{WR} = 12$ .
  2. DI  $n$  = data-in from column  $n$ .
  3. DES commands are shown for ease of illustration; other commands may be valid at these times.
  4. BC4 setting activated by MR0[1:0] = 10.
  5. CA parity = Disable, CS to CA latency = Disable, Read DBI = Disable, CRC = Disable.
  6. The write recovery time ( $t_{WR}$ ) is referenced from the first rising clock edge after the last write data shown at T11.  $t_{WR}$  specifies the last burst WRITE cycle until the PRECHARGE command can be issued to the same bank.


## WRITE Operation with WRITE DBI Enabled

**Figure 190: WRITE (BL8/BC4-OTF) with 1<sup>t</sup>CK Preamble and DBI**



- Notes:
1. BL = 8 with BC4-OTF, WL = 9 (CWL = 9, AL = 0 ), Preamble = 1<sup>t</sup>CK.
  2. DI  $n$  = data-in from column  $n$ .
  3. DES commands are shown for ease of illustration; other commands may be valid at these times.
  4. BC4 setting activated by MR0[1:0] = 01 and A12 = 0 during WRITE command at T0. BL8 setting activated by MR0[1:0] = 00 or MR0[1:0] = 01 and A12 = 1 during WRITE command at T0.
  5. CA parity = Disable, CS to CA latency = Disable, Write DBI = Enabled, Write CRC = Disabled.
  6. The write recovery time (<sup>t</sup>WR\_DBI) is referenced from the first rising clock edge after the last write data shown at T13.


**Figure 191: WRITE (BC4-Fixed) with 1<sup>t</sup>CK Preamble and DBI**



- Notes:
1. BC4 = fixed, WL = 9 (CWL = 9, AL = 0 ), Preamble = 1<sup>t</sup>CK.
  2. DI  $n$  = data-in from column  $n$ .
  3. DES commands are shown for ease of illustration; other commands may be valid at these times.
  4. BC4 setting activated by MRO[1:0] = 10.
  5. CA parity = Disable, CS to CA latency = Disable, Write DBI = Enabled, Write CRC = Disbled.

## WRITE Operation with CA Parity Enabled


**Figure 192: Consecutive Write (BL8) with 1<sup>t</sup>CK Preamble and CA Parity in Different Bank Group**



- Notes:
1. BL = 8, WL = 9 (CWL = 13, AL = 0 ), Preamble = 1<sup>t</sup>CK.
  2. DI  $n$  = data-in from column  $n$ .
  3. DES commands are shown for ease of illustration; other commands may be valid at these times.
  4. BL8 setting activated by MR0[1:0] = 00 or MR0[1:0] = 01 and A12 = 1 during WRITE commands at T0 and T4.
  5. CA parity = Enable, CS to CA latency = Disable, Write DBI = Enabled, Write CRC = Disable.
  6. The write recovery time ( $t_{WR}$ ) and write timing parameter ( $t_{WTR}$ ) are referenced from the first rising clock edge after the last write data shown at T21.


## WRITE Operation with Write CRC Enabled

**Figure 193: Consecutive WRITE (BL8/BC4-OTF) with  $1^t\text{CK}$  Preamble and Write CRC in Same or Different Bank Group**




- Notes:
1. BL8/BC4-OTF, AL = 0, CWL = 9, Preamble =  $1^t\text{CK}$ ,  $t\text{CDD}_S/L = 5^t\text{CK}$ .
  2. DI  $n$  (or  $b$ ) = data-in from column  $n$  (or column  $b$ ).
  3. DES commands are shown for ease of illustration; other commands may be valid at these times.
  4. BL8 setting activated by either MR0[1:0] = 00 or MR0[1:0] = 01 and A12 = 1 during WRITE commands at T0 and T5.
  5. BC4 setting activated by MR0[1:0] = 01 and A12 = 0 during WRITE commands at T0 and T5.
  6. CA parity = Disable, CS to CA latency = Disable, Read DBI = Disable, Write CRC = Enable.
  7. The write recovery time ( $t\text{WR}$ ) and write timing parameter ( $t\text{WTR}$ ) are referenced from the first rising clock edge after the last write data shown at T18.

**Figure 194: Consecutive WRITE (BC4-Fixed) with 1<sup>t</sup>CK Preamble and Write CRC in Same or Different Bank Group**




- Notes:
1. BC4-fixed, AL = 0, CWL = 9, Preamble = 1<sup>t</sup>CK,  $t_{CDD\_S/L} = 5$ CK.
  2. DI *n* (or *b*) = data-in from column *n* (or column *b*).
  3. DES commands are shown for ease of illustration; other commands may be valid at these times.
  4. BC4 setting activated by MRO[1:0] = 10 during WRITE commands at T0 and T5.
  5. CA parity = Disable, CS to CA latency = Disable, Read DBI = Disable, Write CRC = Enable, DM = Disable.
  6. The write recovery time ( $t_{WTR}$ ) and write timing parameter ( $t_{WTR}$ ) are referenced from the first rising clock edge after the last write data shown at T16.

**Figure 195: Nonconsecutive WRITE (BL8/BC4-OTF) with 1<sup>t</sup>CK Preamble and Write CRC in Same or Different Bank Group**




- Notes:
1. BL8/BC4-OTF, AL = 0, CWL = 9, Preamble = 1<sup>t</sup>CK,  $t_{CDD\_S/L} = 6$ <sup>t</sup>CK.
  2. DI  $n$  (or  $b$ ) = data-in from column  $n$  (or column  $b$ ).
  3. DES commands are shown for ease of illustration; other commands may be valid at these times.
  4. BL8 setting activated by either MR0[1:0] = 00 or MR0[1:0] = 01 and A12 = 1 during WRITE commands at T0 and T6.
  5. BC4 setting activated by MR0[1:0] = 01 and A12 = 0 during WRITE commands at T0 and T6.
  6. CA parity = Disable, CS to CA latency = Disable, Read DBI = Disable, Write CRC = Enable, DM = Disable.
  7. The write recovery time ( $t_{WR}$ ) and write timing parameter ( $t_{WTR}$ ) are referenced from the first rising clock edge after the last write data shown at T19.

**Figure 196: Nonconsecutive WRITE (BL8/BC4-OTF) with 2<sup>t</sup>CK Preamble and Write CRC in Same or Different Bank Group**



- Notes:
1. BL8/BC4-OTF, AL = 0, CWL = 9 + 1 = 10 (see Note 9), Preamble = 2<sup>t</sup>CK,  $t_{CDD\_S/L} = 7$ <sup>t</sup>CK (see Note 7).
  2. DI  $n$  (or  $b$ ) = data-in from column  $n$  (or column  $b$ ).
  3. DES commands are shown for ease of illustration; other commands may be valid at these times.
  4. BL8 setting activated by either MRO[1:0] = 00 or MRO[1:0] = 01 and A12 = 1 during WRITE commands at T0 and T7.
  5. BC4 setting activated by MRO[1:0] = 01 and A12 = 0 during WRITE commands at T0 and T7.
  6. CA parity = Disable, CS to CA latency = Disable, Read DBI = Disable, Write CRC = Enable, DM = Disable.
  7.  $t_{CDD\_S/L} = 6$ <sup>t</sup>CK is not allowed in 2<sup>t</sup>CK preamble mode if minimum  $t_{CDD\_S/L}$  allowed in 1<sup>t</sup>CK preamble mode would have been 6 clocks.
  8. The write recovery time ( $t_{WR}$ ) and write timing parameter ( $t_{WTR}$ ) are referenced from the first rising clock edge after the last write data shown at T21.
  9. When operating in 2<sup>t</sup>CK WRITE preamble mode, CWL may need to be programmed to a value at least 1 clock greater than the lowest CWL setting supported in the applicable  $t$ CK range. That means CWL = 9 is not allowed when operating in 2<sup>t</sup>CK WRITE preamble mode.

**Figure 197: WRITE (BL8/BC4-OTF/Fixed) with 1<sup>t</sup>CK Preamble and Write CRC in Same or Different Bank Group**



- Notes:
1. BL8/BC4, AL = 0, CWL = 9, Preamble = 1<sup>t</sup>CK.
  2. DI n (or b) = data-in from column n (or column b).
  3. DES commands are shown for ease of illustration; other commands may be valid at these times.
  4. BL8 setting activated by either MR0[1:0] = 00 or MR0[1:0] = 01 and A12 = 1 during WRITE command at T0.
  5. BC4 setting activated by either MR0[1:0] = 10 or MR0[1:0] = 01 and A12 = 0 during WRITE command at T0.
  6. CA parity = Disable, CS to CA latency = Disable, Read DBI = Disable, Write CRC = Enable, DM = Enable.
  7. The write recovery time (<sup>t</sup>WR\_CRC\_DM) and write timing parameter (<sup>t</sup>WTR\_S\_CRC\_DM/ <sup>t</sup>WTR\_L\_CRC\_DM) are referenced from the first rising clock edge after the last write data shown at T13.

## Write Timing Violations

### Motivation

Generally, if timing parameters are violated, a complete reset/initialization procedure has to be initiated to make sure that the device works properly. However, for certain minor violations, it is desirable that the device is guaranteed not to "hang up" and that errors are limited to that specific operation. A minor violation does not include a major timing violation (for example, when a DQS strobe misses in the  $t_{DQSCK}$  window).

For the following, it will be assumed that there are no timing violations with regard to the WRITE command itself (including ODT, and so on) and that it does satisfy all timing requirements not mentioned below.

### Data Setup and Hold Violations

If the data-to-strobe timing requirements ( $t_{DS}$ ,  $t_{DH}$ ) are violated, for any of the strobe edges associated with a WRITE burst, then wrong data might be written to the memory location addressed with this WRITE command.

In the example, the relevant strobe edges for WRITE Burst A are associated with the clock edges: T5, T5.5, T6, T6.5, T7, T7.5, T8, and T8.5.

Subsequent reads from that location might result in unpredictable read data; however, the device will work properly otherwise.

### Strobe-to-Strobe and Strobe-to-Clock Violations

If the strobe timing requirements ( $t_{DQSH}$ ,  $t_{DQL}$ ,  $t_{WPRE}$ ,  $t_{WPST}$ ) or the strobe to clock timing requirements ( $t_{DSS}$ ,  $t_{DSH}$ ,  $t_{DQSS}$ ) are violated, for any of the strobe edges associated with a WRITE burst, then wrong data might be written to the memory location addressed with the offending WRITE command. Subsequent reads from that location might result in unpredictable read data; however, the device will work properly otherwise with the following constraints:

- Both write CRC and data burst OTF are disabled; timing specifications other than  $t_{DQSH}$ ,  $t_{DQL}$ ,  $t_{WPRE}$ ,  $t_{WPST}$ ,  $t_{DSS}$ ,  $t_{DSH}$ ,  $t_{DQSS}$  are not violated.
- The offending write strobe (and preamble) arrive no earlier or later than six DQS transition edges from the WRITE latency position.
- A READ command following an offending WRITE command from any open bank is allowed.
- One or more subsequent WR or a subsequent WRA (to same bank as offending WR) may be issued  $t_{CCD\_L}$  later, but incorrect data could be written. Subsequent WR and WRA can be either offending or non-offending writes. Reads from these writes may provide incorrect data.
- One or more subsequent WR or a subsequent WRA (to a different bank group) may be issued  $t_{CCD\_S}$  later, but incorrect data could be written. Subsequent WR and WRA can be either offending or non-offending writes. Reads from these writes may provide incorrect data.
- After one or more precharge commands (PRE or PREA) are issued to the device after an offending WRITE command and all banks are in precharged state (idle state), a subsequent, non-offending WR or WRA to any open bank will be able to write correct data.

## ZQ CALIBRATION Commands

A ZQ CALIBRATION command is used to calibrate DRAM R<sub>ON</sub> and ODT values. The device needs a longer time to calibrate the output driver and on-die termination circuits at initialization and a relatively smaller time to perform periodic calibrations.

The ZQCL command is used to perform the initial calibration during the power-up initialization sequence. This command may be issued at any time by the controller depending on the system environment. The ZQCL command triggers the calibration engine inside the DRAM and, after calibration is achieved, the calibrated values are transferred from the calibration engine to DRAM I/O, which is reflected as an updated output driver and ODT values.

The first ZQCL command issued after reset is allowed a timing period of  $t_{ZQinit}$  to perform the full calibration and the transfer of values. All other ZQCL commands except the first ZQCL command issued after reset are allowed a timing period of  $t_{ZQoper}$ .

The ZQCS command is used to perform periodic calibrations to account for voltage and temperature variations. A shorter timing window is provided to perform the calibration and transfer of values as defined by timing parameter  $t_{ZQCS}$ . One ZQCS command can effectively correct a minimum of 0.5% (ZQ correction) of R<sub>ON</sub> and R<sub>TT</sub> impedance error within 64 nCK for all speed bins assuming the maximum sensitivities specified in the Output Driver and ODT Voltage and Temperature Sensitivity tables. The appropriate interval between ZQCS commands can be determined from these tables and other application-specific parameters. One method for calculating the interval between ZQCS commands, given the temperature ( $T_{drift\_rate}$ ) and voltage ( $V_{drift\_rate}$ ) drift rates that the device is subjected to in the application, is illustrated. The interval could be defined by the following formula:

$$\frac{ZQ_{correction}}{(T_{sense} \times T_{drift\_rate}) + (V_{sense} \times T_{drift\_rate})}$$

Where  $T_{sense} = \text{MAX}(dR_{TT}dT, dR_{ON}dT)$  and  $V_{sense} = \text{MAX}(dR_{TT}dV, dR_{ON}dV)$  define the temperature and voltage sensitivities.

For example, if  $T_{sens} = 1.5\%/\text{ }^{\circ}\text{C}$ ,  $V_{sens} = 0.15\%/\text{mV}$ ,  $T_{driftrate} = 1\text{ }^{\circ}\text{C/sec}$  and  $V_{driftrate} = 15\text{ mV/sec}$ , then the interval between ZQCS commands is calculated as:

$$\frac{0.5}{(1.5 \times 1) + (0.15 \times 15)} = 0.133 \approx 128\text{ms}$$

No other activities should be performed on the DRAM channel by the controller for the duration of  $t_{ZQinit}$ ,  $t_{ZQoper}$ , or  $t_{ZQCS}$ . The quiet time on the DRAM channel allows accurate calibration of output driver and on-die termination values. After DRAM calibration is achieved, the device should disable the ZQ current consumption path to reduce power.


All banks must be precharged and  $t_{RP}$  met before ZQCL or ZQCS commands are issued by the controller.

ZQ CALIBRATION commands can also be issued in parallel to DLL lock time when coming out of self refresh. Upon self refresh exit, the device will not perform an I/O cali-

bration without an explicit ZQ CALIBRATION command. The earliest possible time for a ZQ CALIBRATION command (short or long) after self refresh exit is  $t_{XS}$ ,  $t_{XS\_Abort}$ , or  $t_{XS\_FAST}$  depending on operation mode.

In systems that share the ZQ resistor between devices, the controller must not allow any overlap of  $t_{ZQoper}$ ,  $t_{ZQinit}$ , or  $t_{ZQCS}$  between the devices.

**Figure 198: ZQ Calibration Timing**




- Notes:
1. CKE must be continuously registered HIGH during the calibration procedure.
  2. During ZQ calibration, the ODT signal must be held LOW and DRAM continues to provide RTT\_PARK.
  3. All devices connected to the DQ bus should be High-Z during the calibration procedure.

## On-Die Termination

The on-die termination (ODT) feature enables the device to change termination resistance for each DQ, DQS, and DM\_n/DBI\_n signal for x4 and x8 configurations (and TDQS for the x8 configuration when enabled via A11 = 1 in MR1) via the ODT control pin, WRITE command, or default parking value with MR setting. For the x16 configuration, ODT is applied to each UDQ, LDQ, UDQS, LDQS, UDM\_n/UDBI\_n, and LDM\_n/LDBI\_n signal. The ODT feature is designed to improve the signal integrity of the memory channel by allowing the DRAM controller to independently change termination resistance for any or all DRAM devices. If DBI read mode is enabled while the DRAM is in standby, either DM mode or DBI write mode must also be enabled if  $R_{TT(NOM)}$  or  $R_{TT(Park)}$  is desired. More details about ODT control modes and ODT timing modes can be found further along in this document.

The ODT feature is turned off and not supported in self refresh mode.

**Figure 199: Functional Representation of ODT**



The switch is enabled by the internal ODT control logic, which uses the external ODT pin and other control information. The value of  $R_{TT}$  is determined by the settings of mode register bits (see Mode Register). The ODT pin will be ignored if the mode register MR1 is programmed to disable  $R_{TT(NOM)}$  [MR1[10,9,8] = 0,0,0] and in self refresh mode.

## ODT Mode Register and ODT State Table

The ODT mode of the DDR4 device has four states: data termination disable,  $R_{TT(NOM)}$ ,  $R_{TT(WR)}$ , and  $R_{TT(Park)}$ . The ODT mode is enabled if any of MR1[10:8] ( $R_{TT(NOM)}$ ), MR2[11:9] ( $R_{TT(WR)}$ ), or MR5[8:6] ( $R_{TT(Park)}$ ) are non-zero. When enabled, the value of  $R_{TT}$  is determined by the settings of these bits.

$R_{TT}$  control of each  $R_{TT}$  condition is possible with a WR or RD command and ODT pin.

- $R_{TT(WR)}$ : The DRAM (rank) that is being written to provide termination regardless of ODT pin status (either HIGH or LOW).
- $R_{TT(NOM)}$ : DRAM turns ON  $R_{TT(NOM)}$  if it sees ODT asserted HIGH (except when ODT is disabled by MR1).
- $R_{TT(Park)}$ : Default parked value set via MR5 to be enabled and  $R_{TT(NOM)}$  is not turned on.
- The Termination State Table that follows shows various interactions.

The  $R_{TT}$  values have the following priority:

- Data termination disable
- $R_{TT(WR)}$
- $R_{TT(NOM)}$
- $R_{TT(Park)}$

**Table 71: Termination State Table**

<b>Case</b>	<b>R<sub>TT(Park)</sub></b>	<b>R<sub>TT(NOM)</sub>1</b>	<b>R<sub>TT(WR)</sub>2</b>	<b>ODT Pin</b>	<b>ODT READS<sup>3</sup></b>	<b>ODT Standby</b>	<b>ODT WRITES</b>
A <sup>4</sup>	Disabled	Disabled	Disabled	Don't Care	Off (High-Z)	Off (High-Z)	Off (High-Z)
			Enabled	Don't Care	Off (High-Z)	Off (High-Z)	R <sub>TT(WR)</sub>
B <sup>5</sup>	Enabled	Disabled	Disabled	Don't Care	Off (High-Z)	R <sub>TT(Park)</sub>	R <sub>TT(Park)</sub>
			Enabled	Don't Care	Off (High-Z)	R <sub>TT(Park)</sub>	R <sub>TT(WR)</sub>
C <sup>6</sup>	Disabled	Enabled	Disabled	Low	Off (High-Z)	Off (High-Z)	Off (High-Z)
				High	Off (High-Z)	R <sub>TT(NOM)</sub>	R <sub>TT(NOM)</sub>
			Enabled	Low	Off (High-Z)	Off (High-Z)	R <sub>TT(WR)</sub>
				High	Off (High-Z)	R <sub>TT(NOM)</sub>	R <sub>TT(WR)</sub>
D <sup>6</sup>	Enabled	Enabled	Disabled	Low	Off (High-Z)	R <sub>TT(Park)</sub>	R <sub>TT(Park)</sub>
				High	Off (High-Z)	R <sub>TT(NOM)</sub>	R <sub>TT(NOM)</sub>
			Enabled	Low	Off (High-Z)	R <sub>TT(Park)</sub>	R <sub>TT(WR)</sub>
				High	Off (High-Z)	R <sub>TT(NOM)</sub>	R <sub>TT(WR)</sub>

- Notes:
1. If R<sub>TT(NOM)</sub> MR is disabled, power to the ODT receiver will be turned off to save power.
  2. If R<sub>TT(WR)</sub> is enabled, R<sub>TT(WR)</sub> will be activated by a WRITE command for a defined period time independent of the ODT pin and MR setting of R<sub>TT(Park)</sub>/R<sub>TT(NOM)</sub>. This is described in the Dynamic ODT section.
  3. When a READ command is executed, the DRAM termination state will be High-Z for a defined period independent of the ODT pin and MR setting of R<sub>TT(Park)</sub>/R<sub>TT(NOM)</sub>. This is described in the ODT During Read section.
  4. Case A is generally best for single-rank memories.
  5. Case B is generally best for dual-rank, single-slotted memories.
  6. Case C and Case D are generally best for multi-slotted memories.

## ODT Read Disable State Table

Upon receiving a READ command, the DRAM driving data disables ODT after RL - (2 or 3) clock cycles, where 2 = 1<sup>t</sup>CK preamble mode and 3 = 2<sup>t</sup>CK preamble mode. ODT stays off for a duration of BL/2 + (2 or 3) + (0 or 1) clock cycles, where 2 = 1<sup>t</sup>CK preamble mode, 3 = 2<sup>t</sup>CK preamble mode, 0 = CRC disabled, and 1 = CRC enabled.

**Table 72: Read Termination Disable Window**

<b>Preamble</b>	<b>CRC</b>	<b>Start ODT Disable After Read</b>	<b>Duration of ODT Disable</b>
1 <sup>t</sup> CK	Disabled	RL - 2	BL/2 + 2
	Enabled	RL - 2	BL/2 + 3
2 <sup>t</sup> CK	Disabled	RL - 3	BL/2 + 3
	Enabled	RL - 3	BL/2 + 4

## Synchronous ODT Mode

Synchronous ODT mode is selected whenever the DLL is turned on and locked. Based on the power-down definition, these modes include the following:

- Any bank active with CKE HIGH
- Refresh with CKE HIGH
- Idle mode with CKE HIGH
- Active power-down mode (regardless of MR1 bit A10)
- Precharge power-down mode

In synchronous ODT mode,  $R_{TT(NOM)}$  will be turned on DODTLon clock cycles after ODT is sampled HIGH by a rising clock edge and turned off DODTLoft clock cycles after ODT is registered LOW by a rising clock edge. The ODT latency is determined by the programmed values for: CAS WRITE latency (CWL), additive latency (AL), and parity latency (PL), as well as the programmed state of the preamble.

## ODT Latency and Posted ODT

The ODT latencies for synchronous ODT mode are summarized in the table below. For details, refer to the latency definitions.

**Table 73: ODT Latency at DDR4-1600/-1866/-2133/-2400/-2666/-3200**

Applicable when write CRC is disabled


Symbol	Parameter	$1^tCK$ Preamble	$2^tCK$ Preamble	Unit
DODTLon	Direct ODT turn-on latency	CWL + AL + PL - 2	CWL + AL + PL - 3	$tCK$
DODTLoft	Direct ODT turn-off latency	CWL + AL + PL - 2	CWL + AL + PL - 3	
RODTLoft	READ command to internal ODT turn-off latency	CL + AL + PL - 2	CL + AL + PL - 3	
RODTLon4	READ command to $R_{TT(Park)}$ turn-on latency in BC4-fixed	RODTLoft + 4	RODTLoft + 5	
RODTLon8	READ command to $R_{TT(Park)}$ turn-on latency in BL8/BC4-OTF	RODTLoft + 6	RODTLoft + 7	
ODTH4	ODT Assertion time, BC4 mode	4	5	
ODTH8	ODT Assertion time, BL8 mode	6	7	

## Timing Parameters


In synchronous ODT mode, the following parameters apply:

- DODTLon, DODTLoft, RODTLoft, RODTLon4, RODTLon8, and  $tADC$  (MIN)/(MAX).
- $tADC$  (MIN) and  $tADC$  (MAX) are minimum and maximum  $R_{TT}$  change timing skew between different termination values. These timing parameters apply to both the synchronous ODT mode and the data termination disable mode.

When ODT is asserted, it must remain HIGH until minimum ODTH4 (BC = 4) or ODTH8 (BL = 8) is satisfied. If write CRC mode or  $2^tCK$  preamble mode is enabled, ODTH should be adjusted to account for it. ODTHx is measured from ODT first registered HIGH to ODT first registered LOW or from the registration of a WRITE command.

**Figure 200: Synchronous ODT Timing with BL8**


- Notes:
1. Example for CWL = 9, AL = 0, PL = 0; DODTLon = AL + PL + CWL - 2 = 7; DODTloff = AL + PL + CWL - 2 = 7.
  2. ODT must be held HIGH for at least ODTH8 after assertion (T1).

**Figure 201: Synchronous ODT with BC4**



- Notes:
1. Example for CWL = 9, AL = 10, PL = 0; DODTLon/off = AL + PL+ CWL - 2 = 17; ODTcnw = AL + PL+ CWL - 2 = 17.
  2. ODT must be held HIGH for at least ODTH4 after assertion (T1).

## ODT During Reads

Because the DRAM cannot terminate with  $R_{TT}$  and drive with  $R_{ON}$  at the same time,  $R_{TT}$  may nominally not be enabled until the end of the postamble as shown in the example below. At cycle T25 the device turns on the termination when it stops driving, which is determined by  $t_{HZ}$ . If the DRAM stops driving early (that is,  $t_{HZ}$  is early), then  $t_{ADC}$  (MIN) timing may apply. If the DRAM stops driving late (that is,  $t_{HZ}$  is late), then the DRAM complies with  $t_{ADC}$  (MAX) timing.

Using CL = 11 as an example for the figure below: PL = 0, AL = CL - 1 = 10, RL = PL + AL + CL = 21, CWL = 9; RODTLooff = RL - 2 = 19, DODTLon = PL + AL + CWL - 2 = 17, 1<sup>t</sup>CK preamble.

**Figure 202: ODT During Reads**



## Dynamic ODT

In certain application cases and to further enhance signal integrity on the data bus, it is desirable that the termination strength of the device can be changed without issuing an MRS command. This requirement is supported by the dynamic ODT feature.

### Functional Description

Dynamic ODT mode is enabled if bit A9 or A10 of MR2 is set to 1.

- Three  $R_{TT}$  values are available:  $R_{TT(NOM)}$ ,  $R_{TT(WR)}$ , and  $R_{TT(Park)}$ .
  - The value for  $R_{TT(NOM)}$  is preselected via bits MR1[10:8].
  - The value for  $R_{TT(WR)}$  is preselected via bits MR2[11:9].
  - The value for  $R_{TT(Park)}$  is preselected via bits MR5[8:6].
- During operation without WRITE commands, the termination is controlled as follows:
  - Nominal termination strength  $R_{TT(NOM)}$  or  $R_{TT(Park)}$  is selected.
  - $R_{TT(NOM)}$  on/off timing is controlled via ODT pin and latencies DODTLon and DODTLooff, and  $R_{TT(Park)}$  is on when ODT is LOW.
- When a WRITE command (WR, WRA, WRS4, WRS8, WRAS4, and WRAS8) is registered, and if dynamic ODT is enabled, the termination is controlled as follows:
  - Latency ODTLcnw after the WRITE command, termination strength  $R_{TT(WR)}$  is selected.
  - Latency ODTLcwn8 (for BL8, fixed by MRS or selected OTF) or ODTLcwn4 (for BC4, fixed by MRS or selected OTF) after the WRITE command, termination strength  $R_{TT(WR)}$  is de-selected.

One or two clocks will be added into or subtracted from ODTLcwn8 and ODTLcwn4, depending on write CRC mode and/or  $t^{CK}$  preamble enablement.

The following table shows latencies and timing parameters relevant to the on-die termination control in dynamic ODT mode. The dynamic ODT feature is not supported in DLL-off mode. An MRS command must be used to set  $R_{TT(WR)}$  to disable dynamic ODT externally (MR2[11:9] = 000).


**Table 74: Dynamic ODT Latencies and Timing (1 $t^{CK}$  Preamble Mode and CRC Disabled)**

Name and Description	Abbr.	Defined from	Defined to	Definition for All DDR4 Speed Bins	Unit
ODT latency for change from $R_{TT(Park)}/R_{TT(NOM)}$ to $R_{TT(WR)}$	ODTlcnw	Registering external WRITE command	Change $R_{TT}$ strength from $R_{TT(Park)}/R_{TT(NOM)}$ to $R_{TT(WR)}$	ODTlcnw = WL - 2	$t^{CK}$
ODT latency for change from $R_{TT(WR)}$ to $R_{TT(Park)}/R_{TT(NOM)}$ (BC = 4)	ODTlcnw 4	Registering external WRITE command	Change $R_{TT}$ strength from $R_{TT(WR)}$ to $R_{TT(Park)}/R_{TT(NOM)}$	ODTlcnw4 = 4 + ODTlcnw	$t^{CK}$
ODT latency for change from $R_{TT(WR)}$ to $R_{TT(Park)}/R_{TT(NOM)}$ (BL = 8)	ODTlcnw 8	Registering external WRITE command	Change $R_{TT}$ strength from $R_{TT(NOM)}$ to $R_{TT(WR)}$	ODTlcnw8 = 6 + ODTlcnw	$t^{CK}$ (AVG)
$R_{TT}$ change skew	$t^{ADC}$	ODTlcnw ODTlcnw	$R_{TT}$ valid	$t^{ADC}$ (MIN) = 0.3 $t^{ADC}$ (MAX) = 0.7	$t^{CK}$ (AVG)

**Table 75: Dynamic ODT Latencies and Timing with Preamble Mode and CRC Mode Matrix**


Symbol	1 <sup>t</sup> CK Parameter		2 <sup>t</sup> CK Parameter		Unit
	CRC Off	CRC On	CRC Off	CRC On	
ODTLcnw <sup>1</sup>	WL - 2	WL - 2	WL - 3	WL - 3	<sup>t</sup> CK
ODTLcwn4	ODTLcnw + 4	ODTLcnw + 7	ODTLcnw + 5	ODTLcnw + 8	
ODTLcwn8	ODTLcnw + 6	ODTLcnw + 7	ODTLcnw + 7	ODTLcnw + 8	

Note: 1. ODTLcnw = WL - 2 (1<sup>t</sup>CK preamble) or WL - 3 (2<sup>t</sup>CK preamble).

**Figure 203: Dynamic ODT (1<sup>t</sup> CK Preamble; CL = 14, CWL = 11, BL = 8, AL = 0, CRC Disabled)**


Notes: 1. ODTLcnw = WL - 2 (1<sup>t</sup>CK preamble) or WL - 3 (2<sup>t</sup>CK preamble).  
2. If BC4, then ODTLcwn = WL + 4 if CRC disabled or WL + 5 if CRC enabled; If BL8, then ODTLcwn = WL + 6 if CRC disabled or WL + 7 if CRC enabled.

**Figure 204: Dynamic ODT Overlapped with  $R_{TT(NOM)}$  (CL = 14, CWL = 11, BL = 8, AL = 0, CRC Disabled)**



Note: 1. Behavior with WR command issued while ODT is registered HIGH.

## Asynchronous ODT Mode

Asynchronous ODT mode is selected when the DRAM runs in DLL-off mode. In asynchronous ODT timing mode, the internal ODT command is *not* delayed by either additive latency (AL) or the parity latency (PL) relative to the external ODT signal ( $R_{TT(NOM)}$ ). In asynchronous ODT mode, two timing parameters apply:  $t_{AONAS}$  (MIN/MAX), and  $t_{AOFAS}$  (MIN/MAX).


### $R_{TT(NOM)}$ Turn-on Time

- Minimum  $R_{TT(NOM)}$  turn-on time ( $t_{AONAS}$  [MIN]) is when the device termination circuit leaves  $R_{TT(Park)}$  and ODT resistance begins to turn on.
- Maximum  $R_{TT(NOM)}$  turn-on time ( $t_{AONAS}$  [MAX]) is when the ODT resistance has reached  $R_{TT(NOM)}$ .
- $t_{AONAS}$  (MIN) and  $t_{AONAS}$  (MAX) are measured from ODT being sampled HIGH.

### $R_{TT(NOM)}$ Turn-off Time

- Minimum  $R_{TT(NOM)}$  turn-off time ( $t_{AOFAS}$  [MIN]) is when the device's termination circuit starts to leave  $R_{TT(NOM)}$ .
- Maximum  $R_{TT(NOM)}$  turn-off time ( $t_{AOFAS}$  [MAX]) is when the on-die termination has reached  $R_{TT(Park)}$ .
- $t_{AOFAS}$  (MIN) and  $t_{AOFAS}$  (MAX) are measured from ODT being sampled LOW.

**Figure 205: Asynchronous ODT Timings with DLL Off**



## Electrical Specifications

### Absolute Ratings

Stresses greater than those listed may cause permanent damage to the device. This is a stress rating only, and functional operation of the device at these or any other conditions outside those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may adversely affect reliability. Although "unlimited" row accesses to the same row is allowed within the refresh period; excessive row accesses to the same row over a long term can result in degraded operation.

**Table 76: Absolute Maximum Ratings**

Symbol	Parameter	Min	Max	Unit	Notes
$V_{DD}$	Voltage on $V_{DD}$ pin relative to $V_{SS}$	-0.4	1.5	V	1
$V_{DDQ}$	Voltage on $V_{DDQ}$ pin relative to $V_{SS}$	-0.4	1.5	V	1
$V_{PP}$	Voltage on $V_{PP}$ pin relative to $V_{SS}$	-0.4	3.0	V	3
$V_{IN}, V_{OUT}$	Voltage on any pin relative to $V_{SS}$	-0.4	1.5	V	
$T_{STG}$	Storage temperature	-55	150	°C	2

- Notes:
1.  $V_{DD}$  and  $V_{DDQ}$  must be within 300mV of each other at all times, and  $V_{REF}$  must not be greater than  $0.6 \times V_{DDQ}$ . When  $V_{DD}$  and  $V_{DDQ}$  are <500mV,  $V_{REF}$  can be ≤300mV.
  2. Storage temperature is the case surface temperature on the center/top side of the DRAM. For the measurement conditions, please refer to the JEDEC document JESD51-2 standard.
  3.  $V_{PP}$  must be equal to or greater than  $V_{DD}/V_{DDQ}$  at all times when powered.

### DRAM Component Operating Temperature Range

Operating temperature,  $T_{OPER}$ , is the case surface temperature on the center/top side of the DRAM. For measurement conditions, refer to the JEDEC document JESD51-2.

**Table 77: Temperature Range**

Symbol	Parameter	Min	Max	Unit	Notes
$T_{OPER}$	Normal operating temperature range	0	85	°C	1
	Extended temperature range (optional)	>85	95	°C	2

- Notes:
1. The normal temperature range specifies the temperatures at which all DRAM specifications will be supported. During operation, the DRAM case temperature must be maintained between 0°C to 85°C under all operating conditions for the commercial offering; The industrial temperature offering allows the case temperature to go below 0°C to -40°C.
  2. Some applications require operation of the commercial and industrial temperature DRAMs in the extended temperature range (between 85°C and 95°C case temperature). Full specifications are supported in this range, but the following additional conditions apply:
    - REFRESH commands must be doubled in frequency, reducing the refresh interval  $t_{REFI}$  to 3.9μs. It is also possible to specify a component with 1X refresh ( $t_{REFI}$  to 7.8μs) in the extended temperature range.

- If SELF REFRESH operation is required in the extended temperature range, it is mandatory to use either the manual self refresh mode with extended temperature range capability (MR2[6] = 0 and MR2 [7] = 1) or enable the optional auto self refresh mode (MR2 [6] = 1 and MR2 [7] = 1).

## Electrical Characteristics – AC and DC Operating Conditions

### Supply Operating Conditions

**Table 78: Recommended Supply Operating Conditions**

<b>Symbol</b>	<b>Parameter</b>	<b>Rating</b>			<b>Unit</b>	<b>Notes</b>
		<b>Min</b>	<b>Typ</b>	<b>Max</b>		
$V_{DD}$	Supply voltage	1.14	1.2	1.26	V	1, 2, 3, 4, 5
$V_{DDQ}$	Supply voltage for output	1.14	1.2	1.26	V	1, 2, 6
$V_{PP}$	Wordline supply voltage	2.375	2.5	2.750	V	7

- Notes:
1. Under all conditions  $V_{DDQ}$  must be less than or equal to  $V_{DD}$ .
  2.  $V_{DDQ}$  tracks with  $V_{DD}$ . AC parameters are measured with  $V_{DD}$  and  $V_{DDQ}$  tied together.
  3.  $V_{DD}$  slew rate between 300mV and 80% of  $V_{DD,min}$  shall be between 0.004 V/ms and 600 V/ms, 20 MHz band-limited measurement.
  4.  $V_{DD}$  ramp time from 300mV to  $V_{DD,min}$  shall be no longer than 200ms.
  5. A stable valid  $V_{DD}$  level is a set DC level (0 Hz to 250 KHz) and must be no less than  $V_{DD,min}$  and no greater than  $V_{DD,max}$ . If the set DC level is altered anytime after initialization, the DLL reset and calibrations must be performed again after the new set DC level is final. AC noise of  $\pm 60$ mV (greater than 250 KHz) is allowed on  $V_{DD}$  provided the noise doesn't alter  $V_{DD}$  to less than  $V_{DD,min}$  or greater than  $V_{DD,max}$ .
  6. A stable valid  $V_{DDQ}$  level is a set DC level (0 Hz to 250 KHz) and must be no less than  $V_{DDQ,min}$  and no greater than  $V_{DDQ,max}$ . If the set DC level is altered anytime after initialization, the DLL reset and calibrations must be performed again after the new set DC level is final. AC noise of  $\pm 60$ mV (greater than 250 KHz) is allowed on  $V_{DDQ}$  provided the noise doesn't alter  $V_{DDQ}$  to less than  $V_{DDQ,min}$  or greater than  $V_{DDQ,max}$ .
  7. A stable valid  $V_{PP}$  level is a set DC level (0 Hz to 250 KHz) and must be no less than  $V_{PP,min}$  and no greater than  $V_{PP,max}$ . If the set DC level is altered anytime after initialization, the DLL reset and calibrations must be performed again after the new set DC level is final. AC noise of  $\pm 120$ mV (greater than 250 KHz) is allowed on  $V_{PP}$  provided the noise doesn't alter  $V_{PP}$  to less than  $V_{PP,min}$  or greater than  $V_{PP,max}$ .

**Table 79:  $V_{DD}$  Slew Rate**

<b>Symbol</b>	<b>Min</b>	<b>Max</b>	<b>Unit</b>	<b>Notes</b>
$V_{DD\_sl}$	0.004	600	V/ms	1, 2
$V_{DD\_on}$	–	200	ms	3

- Notes:
1. Measurement made between 300mV and 80%  $V_{DD}$  (minimum level).
  2. The DC bandwidth is limited to 20 MHz.
  3. Maximum time to ramp  $V_{DD}$  from 300 mV to  $V_{DD}$  minimum.

## Leakages

**Table 80: Leakages**

Condition	Symbol	Min	Max	Unit	Notes
Input leakage (excluding ZQ and TEN)	$I_{IN}$	-2	2	$\mu A$	1
ZQ leakage	$I_{ZQ}$	-3	3	$\mu A$	1
TEN leakage	$I_{TEN}$	-6	10	$\mu A$	1, 2
$V_{REFCA}$ leakage	$I_{VREFCA}$	-2	2	$\mu A$	3
Output leakage: $V_{OUT} = V_{DDQ}$	$I_{OZpd}$	-	5	$\mu A$	4
Output leakage: $V_{OUT} = V_{SSQ}$	$I_{OZpu}$	-50	-	$\mu A$	4, 5


- Notes:
1. Input under test  $0V < V_{IN} < 1.1V$ .
  2. Additional leakage due to weak pull-down.
  3.  $V_{REFCA} = V_{DD}/2$ ,  $V_{DD}$  at valid level after initialization.
  4. DQs are disabled.
  5. ODT is disabled with the ODT input HIGH.

## $V_{REFCA}$ Supply

$V_{REFCA}$  is to be supplied to the DRAM and equal to  $V_{DD}/2$ . The  $V_{REFCA}$  is a reference supply input and therefore does not draw biasing current.

The DC-tolerance limits and AC-noise limits for the reference voltages  $V_{REFCA}$  are illustrated in the figure below. The figure shows a valid reference voltage  $V_{REF(t)}$  as a function of time ( $V_{REF}$  stands for  $V_{REFCA}$ ).  $V_{REF(DC)}$  is the linear average of  $V_{REF(t)}$  over a very long period of time (1 second). This average has to meet the MIN/MAX requirements. Furthermore,  $V_{REF(t)}$  may temporarily deviate from  $V_{REF(DC)}$  by no more than  $\pm 1\% V_{DD}$  for the AC-noise limit.

**Figure 206:  $V_{REFDQ}$  Voltage Range**



The voltage levels for setup and hold time measurements are dependent on  $V_{REF}$ .  $V_{REF}$  is understood as  $V_{REF(DC)}$ , as defined in the above figure. This clarifies that DC-variations of  $V_{REF}$  affect the absolute voltage a signal has to reach to achieve a valid HIGH or LOW level, and therefore, the time to which setup and hold is measured. System timing and voltage budgets need to account for  $V_{REF(DC)}$  deviations from the optimum position within the data-eye of the input signals. This also clarifies that the DRAM setup/hold specification and derating values need to include time and voltage associated with  $V_{REF}$  AC-noise. Timing and voltage effects due to AC-noise on  $V_{REF}$  up to the specified limit ( $\pm 1\%$  of  $V_{DD}$ ) are included in DRAM timings and their associated deratings.

## **$V_{REFDQ}$ Supply and Calibration Ranges**

The device internally generates its own  $V_{REFDQ}$ . DRAM internal  $V_{REFDQ}$  specification parameters: voltage range, step size,  $V_{REF}$  step time,  $V_{REF}$  full step time, and  $V_{REF}$  valid level are used to help provide estimated values for the internal  $V_{REFDQ}$  and are not pass/fail limits. The voltage operating range specifies the minimum required range for DDR4 SDRAM devices. The minimum range is defined by  $V_{REFDQ,min}$  and  $V_{REFDQ,max}$ . A calibration sequence should be performed by the DRAM controller to adjust  $V_{REFDQ}$  and optimize the timing and voltage margin of the DRAM data input receivers.

**Table 81:  $V_{REFDQ}$  Specification**

Parameter	Symbol	Min	Typ	Max	Unit	Notes
Range 1 $V_{REFDQ}$ operating points	$V_{REFDQ,R1}$	60%	–	92%	$V_{DDQ}$	1, 2
Range 2 $V_{REFDQ}$ operating points	$V_{REFDQ,R2}$	45%	–	77%	$V_{DDQ}$	1, 2
$V_{REF}$ step size	$V_{REF,step}$	0.5%	0.65%	0.8%	$V_{DDQ}$	3
$V_{REF}$ set tolerance	$V_{REF,Set\_Tol}$	-1.625%	0%	1.625%	$V_{DDQ}$	4, 5, 6
		-0.15%	0%	0.15%	$V_{DDQ}$	4, 7, 8
$V_{REF}$ step time	$V_{REF,time}$	–	–	150	ns	9, 10, 11
$V_{REF}$ valid tolerance	$V_{REF,Val\_Tol}$	-0.15%	0%	0.15%	$V_{DDQ}$	12

- Notes:
1.  $V_{REF(DC)}$  voltage is referenced to  $V_{DDQ(DC)}$ .  $V_{DDQ(DC)}$  is 1.2V.
  2. DRAM range 1 or range 2 is set by the MRS6[6]6.
  3.  $V_{REF}$  step size increment/decrement range.  $V_{REF}$  at DC level.
  4.  $V_{REF,new} = V_{REF,old} \pm n \times V_{REF,step}$ ;  $n$  = number of steps. If increment, use "+," if decrement, use "-."
  5. For  $n > 4$ , the minimum value of  $V_{REF}$  setting tolerance =  $V_{REF,new} - 1.625\% \times V_{DDQ}$ . The maximum value of  $V_{REF}$  setting tolerance =  $V_{REF,new} + 1.625\% \times V_{DDQ}$ .
  6. Measured by recording the MIN and MAX values of the  $V_{REF}$  output over the range, drawing a straight line between those points, and comparing all other  $V_{REF}$  output settings to that line.
  7. For  $n \leq 4$ , the minimum value of  $V_{REF}$  setting tolerance =  $V_{REF,new} - 0.15\% \times V_{DDQ}$ . The maximum value of  $V_{REF}$  setting tolerance =  $V_{REF,new} + 0.15\% \times V_{DDQ}$ .
  8. Measured by recording the MIN and MAX values of the  $V_{REF}$  output across four consecutive steps ( $n = 4$ ), drawing a straight line between those points, and comparing all  $V_{REF}$  output settings to that line.
  9. Time from MRS command to increment or decrement one step size for  $V_{REF}$ .
  10. Time from MRS command to increment or decrement more than one step size up to the full range of  $V_{REF}$ .
  11. If the  $V_{REF}$  monitor is enabled,  $V_{REF}$  must be derated by +10ns if DQ bus load is 0pF and an additional +15 ns/pF of DQ bus loading.

12. Only applicable for DRAM component-level test/characterization purposes. Not applicable for normal mode of operation.  $V_{REF}$  valid qualifies the step times, which will be characterized at the component level.

## **$V_{REFDQ}$ Ranges**

MR6[6] selects range 1 (60% to 92.5% of  $V_{DDQ}$ ) or range 2 (45% to 77.5% of  $V_{DDQ}$ ), and MR6[5:0] sets the  $V_{REFDQ}$  level, as listed in the following table. The values in MR6[6:0] will update the  $V_{DDQ}$  range and level independent of MR6[7] setting. It is recommended MR6[7] be enabled when changing the settings in MR6[6:0], and it is highly recommended MR6[7] be enabled when changing the settings in MR6[6:0] multiple times during a calibration routine.

**Table 82:  $V_{REFDQ}$  Range and Levels**

<b>MR6[5:0]</b>	<b>MR6[6] 0 = Range 1</b>	<b>MR6[6] 1 = Range 2</b>	<b>MR6[5:0]</b>	<b>MR6[6] 0 = Range 1</b>	<b>MR6[6] 1 = Range 2</b>
00 0000	60.00%	45.00%	01 1010	76.90%	61.90%
00 0001	60.65%	45.65%	01 1011	77.55%	62.55%
00 0010	61.30%	46.30%	01 1100	78.20%	63.20%
00 0011	61.95%	46.95%	01 1101	78.85%	63.85%
00 0100	62.60%	47.60%	01 1110	79.50%	64.50%
00 0101	63.25%	48.25%	01 1111	80.15%	65.15%
00 0110	63.90%	48.90%	10 0000	80.80%	65.80%
00 0111	64.55%	49.55%	10 0001	81.45%	66.45%
00 1000	65.20%	50.20%	10 0010	82.10%	67.10%
00 1001	65.85%	50.85%	10 0011	82.75%	67.75%
00 1010	66.50%	51.50%	10 0100	83.40%	68.40%
00 1011	67.15%	52.15%	10 0101	84.05%	69.05%
00 1100	67.80%	52.80%	10 0110	84.70%	69.70%
00 1101	68.45%	53.45%	10 0111	85.35%	70.35%
00 1110	69.10%	54.10%	10 1000	86.00%	71.00%
00 1111	69.75%	54.75%	10 1001	86.65%	71.65%
01 0000	70.40%	55.40%	10 1010	87.30%	72.30%
01 0001	71.05%	56.05%	10 1011	87.95%	72.95%
01 0010	71.70%	56.70%	10 1100	88.60%	73.60%
01 0011	72.35%	57.35%	10 1101	89.25%	74.25%
01 0100	73.00%	58.00%	10 1110	89.90%	74.90%
01 0101	73.65%	58.65%	10 1111	90.55%	75.55%
01 0110	74.30%	59.30%	11 0000	91.20%	76.20%
01 0111	74.95%	59.95%	11 0001	91.85%	76.85%
01 1000	75.60%	60.60%	11 0010	92.50%	77.50%
01 1001	76.25%	61.25%	11 0011 to 11 1111 are reserved		

## Electrical Characteristics – AC and DC Single-Ended Input Measurement Levels


### **RESET\_n Input Levels**

**Table 83: RESET\_n Input Levels (CMOS)**

Parameter	Symbol	Min	Max	Unit	Note
AC input high voltage	$V_{IH(AC)_RESET}$	$0.8 \times V_{DD}$	$V_{DD}$	V	1
DC input high voltage	$V_{IH(DC)_RESET}$	$0.7 \times V_{DD}$	$V_{DD}$	V	2
DC input low voltage	$V_{IL(DC)_RESET}$	$V_{SS}$	$0.3 \times V_{DD}$	V	3
AC input low voltage	$V_{IL(AC)_RESET}$	$V_{SS}$	$0.2 \times V_{DD}$	V	4
Rising time	$t_{R\_RESET}$	–	1	$\mu s$	5
RESET pulse width after power-up	$t_{PW\_RESET\_S}$	1	–	$\mu s$	6, 7
RESET pulse width during power-up	$t_{PW\_RESET\_L}$	200	–	$\mu s$	6

- Notes:
1. Overshoot should not exceed the  $V_{IN}$  shown in the Absolute Maximum Ratings table.
  2. After RESET\_n is registered HIGH, the RESET\_n level must be maintained above  $V_{IH(DC)_RESET}$ , otherwise operation will be uncertain until it is reset by asserting RESET\_n signal LOW.
  3. After RESET\_n is registered LOW, the RESET\_n level must be maintained below  $V_{IL(DC)_RESET}$  during  $t_{PW\_RESET}$ , otherwise the DRAM may not be reset.
  4. Undershoot should not exceed the  $V_{IN}$  shown in the Absolute Maximum Ratings table.
  5. Slope reversal (ring-back) during this level transition from LOW to HIGH should be mitigated as much as possible.
  6. RESET is destructive to data contents.
  7. See RESET Procedure at Power Stable Condition figure.

**Figure 207: RESET\_n Input Slew Rate Definition**



### **Command/Address Input Levels**

**Table 84: Command and Address Input Levels: DDR4-1600 Through DDR4-2400**

Parameter	Symbol	Min	Max	Unit	Note
AC input high voltage	$V_{IH(AC)}$	$V_{REF} + 100$	$V_{DD5}$	mV	1, 2, 3
DC input high voltage	$V_{IH(DC)}$	$V_{REF} + 75$	$V_{DD}$	mV	1, 2

**Table 84: Command and Address Input Levels: DDR4-1600 Through DDR4-2400 (Continued)**

Parameter	Symbol	Min	Max	Unit	Note
DC input low voltage	$V_{IL(DC)}$	$V_{SS}$	$V_{REF} - 75$	mV	1, 2
AC input low voltage	$V_{IL(AC)}$	$V_{SS5}$	$V_{REF} - 100$	mV	1, 2, 3
Reference voltage for CMD/ADDR inputs	$V_{REFCA(DC)}$	$0.49 \times V_{DD}$	$0.51 \times V_{DD}$	V	4

Notes:

1. For input except RESET\_n.  $V_{REF} = V_{REFCA(DC)}$ .
2.  $V_{REF} = V_{REFCA(DC)}$ .
3. Input signal must meet  $V_{IL}/V_{IH(AC)}$  to meet  $t^{IS}$  timings and  $V_{IL}/V_{IH(DC)}$  to meet  $t^{IH}$  timings.
4. The AC peak noise on  $V_{REF}$  may not allow  $V_{REF}$  to deviate from  $V_{REFCA(DC)}$  by more than  $\pm 1\% V_{DD}$  (for reference: approximately  $\pm 12\text{mV}$ ).
5. Refer to "Overshoot and Undershoot Specifications."

**Table 85: Command and Address Input Levels: DDR4-2666**

Parameter	Symbol	Min	Max	Unit	Note
AC input high voltage	$V_{IH(AC)}$	$V_{REF} + 90$	$V_{DD5}$	mV	1, 2, 3
DC input high voltage	$V_{IH(DC)}$	$V_{REF} + 65$	$V_{DD}$	mV	1, 2
DC input low voltage	$V_{IL(DC)}$	$V_{SS}$	$V_{REF} - 65$	mV	1, 2
AC input low voltage	$V_{IL(AC)}$	$V_{SS5}$	$V_{REF} - 90$	mV	1, 2, 3
Reference voltage for CMD/ADDR inputs	$V_{REFCA(DC)}$	$0.49 \times V_{DD}$	$0.51 \times V_{DD}$	V	4

Notes:

1. For input except RESET\_n.  $V_{REF} = V_{REFCA(DC)}$ .
2.  $V_{REF} = V_{REFCA(DC)}$ .
3. Input signal must meet  $V_{IL}/V_{IH(AC)}$  to meet  $t^{IS}$  timings and  $V_{IL}/V_{IH(DC)}$  to meet  $t^{IH}$  timings.
4. The AC peak noise on  $V_{REF}$  may not allow  $V_{REF}$  to deviate from  $V_{REFCA(DC)}$  by more than  $\pm 1\% V_{DD}$  (for reference: approximately  $\pm 12\text{mV}$ ).
5. Refer to "Overshoot and Undershoot Specifications."

**Table 86: Command and Address Input Levels: DDR4-2933 and DDR4-3200**

Parameter	Symbol	Min	Max	Unit	Note
AC input high voltage	$V_{IH(AC)}$	$V_{REF} + 90$	$V_{DD5}$	mV	1, 2, 3
DC input high voltage	$V_{IH(DC)}$	$V_{REF} + 65$	$V_{DD}$	mV	1, 2
DC input low voltage	$V_{IL(DC)}$	$V_{SS}$	$V_{REF} - 65$	mV	1, 2
AC input low voltage	$V_{IL(AC)}$	$V_{SS5}$	$V_{REF} - 90$	mV	1, 2, 3
Reference voltage for CMD/ADDR inputs	$V_{REFCA(DC)}$	$0.49 \times V_{DD}$	$0.51 \times V_{DD}$	V	4

Notes:


1. For input except RESET\_n.  $V_{REF} = V_{REFCA(DC)}$ .
2.  $V_{REF} = V_{REFCA(DC)}$ .
3. Input signal must meet  $V_{IL}/V_{IH(AC)}$  to meet  $t^{IS}$  timings and  $V_{IL}/V_{IH(DC)}$  to meet  $t^{IH}$  timings.
4. The AC peak noise on  $V_{REF}$  may not allow  $V_{REF}$  to deviate from  $V_{REFCA(DC)}$  by more than  $\pm 1\% V_{DD}$  (for reference: approximately  $\pm 12\text{mV}$ ).
5. Refer to "Overshoot and Undershoot Specifications."

**Table 87: Single-Ended Input Slew Rates**

Parameter	Symbol	Min	Max	Unit	Note
Single-ended input slew rate – CA	SR <sub>CA</sub>	1.0	7.0	V/ns	1, 2, 3, 4

- Notes:
1. For input except RESET\_n.
  2.  $V_{REF} = V_{REFCA(DC)}$ .
  3.  $t^{IS}/t^{IH}$  timings assume  $SR_{CA} = 1V/ns$ .
  4. Measured between  $V_{IH(AC)}$  and  $V_{IL(AC)}$  for falling edges and between  $V_{IL(AC)}$  and  $V_{IH(AC)}$  for rising edges

**Figure 208: Single-Ended Input Slew Rate Definition**



### Command, Control, and Address Setup, Hold, and Derating

The total  $t^{IS}$  (setup time) and  $t^{IH}$  (hold time) required is calculated to account for slew rate variation by adding the data sheet  $t^{IS}$  (base) values, the  $V_{IL(AC)}/V_{IH(AC)}$  points, and  $t^{IH}$  (base) values, the  $V_{IL(DC)}/V_{IH(DC)}$  points; to the  $\Delta t^{IS}$  and  $\Delta t^{IH}$  derating values, respectively. The base values are derived with single-end signals at 1V/ns and differential clock at 2V/ns. Example:  $t^{IS}$  (total setup time) =  $t^{IS}$  (base) +  $\Delta t^{IS}$ . For a valid transition, the input signal has to remain above/below  $V_{IH(AC)}/V_{IL(AC)}$  for the time defined by  $t^{VAC}$ .

Although the total setup time for slow slew rates might be negative (for example, a valid input signal will not have reached  $V_{IH(AC)}/V_{IL(AC)}$  at the time of the rising clock transition), a valid input signal is still required to complete the transition and to reach  $V_{IH(AC)}/V_{IL(AC)}$ . For slew rates that fall between the values listed in derating tables, the derating values may be obtained by linear interpolation.

Setup ( $t^{IS}$ ) nominal slew rate for a rising signal is defined as the slew rate between the last crossing of  $V_{IL(DC)max}$  and the first crossing of  $V_{IH(AC)min}$  that does not ring back below  $V_{IH(DC)min}$ . Setup ( $t^{IS}$ ) nominal slew rate for a falling signal is defined as the slew

rate between the last crossing of  $V_{IH(DC)min}$  and the first crossing of  $V_{IL(AC)max}$  that does not ring back above  $V_{IL(DC)max}$ .

Hold ( $t^{IH}$ ) nominal slew rate for a rising signal is defined as the slew rate between the last crossing of  $V_{IL(DC)max}$  and the first crossing of  $V_{IH(AC)min}$  that does not ring back below  $V_{IH(DC)min}$ . Hold ( $t^{IH}$ ) nominal slew rate for a falling signal is defined as the slew rate between the last crossing of  $V_{IH(DC)min}$  and the first crossing of  $V_{IL(AC)min}$  that does not ring back above  $V_{IL(DC)max}$ .

**Table 88: Command and Address Setup and Hold Values Referenced – AC/DC-Based**

Symbol	1600	1866	2133	2400	2666	2933	3200	Unit	Reference
$t^{IS}$ (base, AC100)	115	100	80	62	–	–	–	ps	$V_{IH(AC)}/V_{IL(AC)}$
$t^{IH}$ (base, DC75)	140	125	105	87	–	–	–	ps	$V_{IH(DC)}/V_{IL(DC)}$
$t^{IS}$ (base, AC90)	–	–	–	–	55	48	40	ps	$V_{IH(AC)}/V_{IL(AC)}$
$t^{IH}$ (base, DC65)	–	–	–	–	80	73	65	ps	$V_{IH(DC)}/V_{IL(DC)}$
$t^{IS}/t^{IH}(V_{ref})$	215	200	180	162	145	138	130	ps	$V_{IH(DC)}/V_{IL(DC)}$

**Table 89: Derating Values for  $t^{IS}/t^{IH}$  – AC100DC75-Based**

Δ $t^{IS}$ with AC100 Threshold, Δ $t^{IH}$ with DC75 Threshold Derating (ps) – AC/DC-Based																
CMD/ ADDR Slew Rate V/ns	CK, CK# Differential Slew Rate															
	10.0 V/ns		8.0 V/ns		6.0 V/ns		4.0 V/ns		3.0 V/ns		2.0 V/ns		1.5 V/ns		1.0 V/ns	
	Δ $t^{IS}$	Δ $t^{IH}$	Δ $t^{IS}$	Δ $t^{IH}$	Δ $t^{IS}$	Δ $t^{IH}$	Δ $t^{IS}$	Δ $t^{IH}$	Δ $t^{IS}$	Δ $t^{IH}$	Δ $t^{IS}$	Δ $t^{IH}$	Δ $t^{IS}$	Δ $t^{IH}$	Δ $t^{IS}$	Δ $t^{IH}$
7.0	76	54	76	55	77	56	79	58	82	60	86	64	94	73	111	89
6.0	73	53	74	53	75	54	77	56	79	58	83	63	92	71	108	88
5.0	70	50	71	51	72	52	74	54	76	56	80	60	88	68	105	85
4.0	65	46	66	47	67	48	69	50	71	52	75	56	83	65	100	81
3.0	57	40	57	41	58	42	60	44	63	46	67	50	75	58	92	75
2.0	40	28	41	28	42	29	44	31	46	33	50	38	58	46	75	63
1.5	23	15	24	16	25	17	27	19	29	21	33	25	42	33	58	50
<b>1.0</b>	-10	-10	-9	-9	-8	-8	-6	-6	-4	-4	<b>0</b>	<b>0</b>	8	8	25	25
0.9	-17	-14	-16	-14	-15	-13	-13	-10	-11	-8	-7	-4	1	4	18	21
0.8	-26	-19	-25	-19	-24	-18	-22	-16	-20	-14	-16	-9	-7	-1	9	16
0.7	-37	-26	-36	-25	-35	-24	-33	-22	-31	-20	-27	-16	-18	-8	-2	9
0.6	-52	-35	-51	-34	-50	-33	-48	-31	-46	-29	-42	-25	-33	-17	-17	0
0.5	-73	-48	-72	-47	-71	-46	-69	-44	-67	-42	-63	-38	-54	-29	-38	-13
0.4	-104	-66	-103	-66	-102	-65	-100	-63	-98	-60	-94	-56	-85	-48	-69	-31

**Table 90: Derating Values for  $t_{IS}/t_{IH}$  – AC90/DC65-Based**

Δ $t_{IS}$ with AC90 Threshold, Δ $t_{IH}$ with DC65 Threshold Derating (ps) – AC/DC-Based																
CMD/ ADDR Slew Rate V/ns	CK, CK# Differential Slew Rate															
	10.0 V/ns		8.0 V/ns		6.0 V/ns		4.0 V/ns		3.0 V/ns		2.0 V/ns		1.5 V/ns		1.0 V/ns	
	Δ $t_{IS}$	Δ $t_{IH}$	Δ $t_{IS}$	Δ $t_{IH}$	Δ $t_{IS}$	Δ $t_{IH}$	Δ $t_{IS}$	Δ $t_{IH}$	Δ $t_{IS}$	Δ $t_{IH}$	Δ $t_{IS}$	Δ $t_{IH}$	Δ $t_{IS}$	Δ $t_{IH}$	Δ $t_{IS}$	Δ $t_{IH}$
7.0	68	47	69	47	70	48	72	50	73	52	77	56	85	63	100	78
6.0	66	45	67	46	68	47	69	49	71	50	75	54	83	62	98	77
5.0	63	43	64	44	65	45	66	46	68	48	72	52	80	60	95	75
4.0	59	40	59	40	60	41	62	43	64	45	68	49	75	56	90	71
3.0	51	34	52	35	53	36	54	38	56	40	60	43	68	51	83	66
2.0	36	24	37	24	38	25	39	27	41	29	45	33	53	40	68	55
1.5	21	13	22	13	23	14	24	16	26	18	30	22	38	29	53	44
<b>1.0</b>	-9	-9	-8	-8	-8	-8	-6	-6	-4	-4	<b>0</b>	<b>0</b>	8	8	23	23
0.9	-15	-13	-15	-12	-14	-11	-12	-9	-10	-7	-6	-4	1	4	16	19
0.8	-23	-17	-23	-17	-22	-16	-20	-14	-18	-12	-14	-8	-7	-1	8	14
0.7	-34	-23	-33	-22	-32	-21	-30	-20	-28	-18	-25	-14	-17	-6	-2	9
0.6	-47	-31	-47	-30	-46	-29	-44	-27	-42	-25	-38	-22	-31	-14	-16	1
0.5	-67	-42	-66	-41	-65	-40	-63	-38	-61	-36	-58	-33	-50	-25	-35	-10
0.4	-95	-58	-95	-57	-94	-56	-92	-54	-90	-53	-86	-49	-79	-41	-64	-26


## Data Receiver Input Requirements

The following parameters apply to the data receiver Rx MASK operation detailed in the Write Timing section, Data Strobe-to-Data Relationship.

The rising edge slew rates are defined by srr1 and srr2. The slew rate measurement points for a rising edge are shown in the figure below. A LOW-to-HIGH transition time, tr1, is measured from  $0.5 \times V_{diVW,max}$  below  $V_{CENTDQ,midpoint}$  to the last transition through  $0.5 \times V_{diVW,max}$  above  $V_{CENTDQ,midpoint}$ ; tr2 is measured from the last transition through  $0.5 \times V_{diVW,max}$  above  $V_{CENTDQ,midpoint}$  to the first transition through the  $0.5 \times V_{IHL(AC)min}$  above  $V_{CENTDQ,midpoint}$ .

The falling edge slew rates are defined by srf1 and srf2. The slew rate measurement points for a falling edge are shown in the figure below. A HIGH-to-LOW transition time, tf1, is measured from  $0.5 \times V_{diVW,max}$  above  $V_{CENTDQ,midpoint}$  to the last transition through  $0.5 \times V_{diVW,max}$  below  $V_{CENTDQ,midpoint}$ ; tf2 is measured from the last transition through  $0.5 \times V_{diVW,max}$  below  $V_{CENTDQ,midpoint}$  to the first transition through the  $0.5 \times V_{IHL(AC)min}$  below  $V_{CENTDQ,midpoint}$ .

**Figure 209: DQ Slew Rate Definitions**



- Notes:
1. Rising edge slew rate equation  $srr1 = V_{diVW,max}/(t_{r1})$ .
  2. Rising edge slew rate equation  $srr2 = (V_{IHL(AC)min} - V_{diVW,max})/(2 \times t_{r2})$ .
  3. Falling edge slew rate equation  $srf1 = V_{diVW,max}/(t_{f1})$ .
  4. Falling edge slew rate equation  $srf2 = (V_{IHL(AC)min} - V_{diVW,max})/(2 \times t_{f2})$ .

**Table 91: DQ Input Receiver Specifications**

Note 1 applies to the entire table

Parameter	Symbol	DDR4-1600, 1866, 2133		DDR4-2400		DDR4-2666		DDR4-2933		DDR4-3200		Unit	Notes
		Min	Max	Min	Max	Min	Max	Min	Max	Min	Max		
V <sub>IN</sub> Rx mask input peak-to-peak	V <sub>diVW</sub>	–	136	–	130	–	120	–	115	–	110	mV	2, 3
DQ Rx input timing window	T <sub>diVW</sub>	–	0.2	–	0.2	–	0.22	–	0.23	–	0.23	UI	2, 3
DQ AC input swing peak-to-peak	V <sub>IHL(AC)</sub>	186	–	160	–	150	–	145	–	140	–	mV	4, 5

**Table 91: DQ Input Receiver Specifications (Continued)**

Note 1 applies to the entire table


Parameter	Symbol	DDR4-1600, 1866, 2133		DDR4-2400		DDR4-2666		DDR4-2933		DDR4-3200		Unit	Notes
		Min	Max	Min	Max	Min	Max	Min	Max	Min	Max		
DQ input pulse width	TdiPW	0.58	–	0.58	–	0.58	–	0.58	–	0.58	–	UI	6
DQS-to-DQ Rx mask offset	<sup>t</sup> DQS2DQ	-0.17	0.17	-0.17	0.17	-0.19	0.19	-0.22	0.22	-0.22	0.22	UI	7
DQ-to-DQ Rx mask offset	<sup>t</sup> DQ2DQ	–	0.1	–	0.1	–	0.105	–	0.115	–	0.125	UI	8
Input slew rate over $V_{diVW}$ if $tCK \geq 0.925ns$	srr1, srf1	1	9	1	9	1	9	1	9	1	9	V/ns	9
Input slew rate over $V_{diVW}$ if $0.935ns > tCK \geq 0.625ns$	srr1, srf1	–	–	1.25	9	1.25	9	1.25	9	1.25	9	V/ns	9
Rising input slew rate over 1/2 $V_{IHL(AC)}$	srr2	$0.2 \times srr1$	9	$0.2 \times srr1$	9	$0.2 \times srr1$	9	$0.2 \times srr1$	9	$0.2 \times srr1$	9	V/ns	10
Falling input slew rate over 1/2 $V_{IHL(AC)}$	srf2	$0.2 \times srf1$	9	$0.2 \times srf1$	9	$0.2 \times srf1$	9	$0.2 \times srf1$	9	$0.2 \times srf1$	9	V/ns	10

- Notes:
1. All Rx mask specifications must be satisfied for each UI. For example, if the minimum input pulse width is violated when satisfying TdiVW (MIN),  $V_{diVW,max}$ , and minimum slew rate limits, then either TdiVW (MIN) or minimum slew rates would have to be increased to the point where the minimum input pulse width would no longer be violated.
  2. Data Rx mask voltage and timing total input valid window where  $V_{diVW}$  is centered around  $V_{CENTDQ,midpoint}$  after  $V_{REFDQ}$  training is completed. The data Rx mask is applied per bit and should include voltage and temperature drift terms. The input buffer design specification is to achieve at least a BER =  $1e^{-16}$  when the Rx mask is not violated.
  3. Defined over the DQ internal  $V_{REF}$  range 1.
  4. Overshoot and undershoot specifications apply.
  5. DQ input pulse signal swing into the receiver must meet or exceed  $V_{IHL(AC)min}$ .  $V_{IHL(AC)min}$  is to be achieved on an UI basis when a rising and falling edge occur in the same UI (a valid TdiPW).
  6. DQ minimum input pulse width defined at the  $V_{CENTDQ,midpoint}$ .
  7. DQS-to-DQ Rx mask offset is skew between DQS and DQ within a nibble (x4) or word (x8, x16 [for x16, the upper and lower bytes are treated as separate x8s]) at the SDRAM balls over process, voltage, and temperature.
  8. DQ-to-DQ Rx mask offset is skew between DQs within a nibble (x4) or word (x8, x16) at the SDRAM balls for a given component over process, voltage, and temperature.
  9. Input slew rate over  $V_{diVW}$  mask centered at  $V_{CENTDQ,midpoint}$ . Slowest DQ slew rate to fastest DQ slew rate per transition edge must be within 1.7V/ns of each other.
  10. Input slew rate between  $V_{diVW}$  mask edge and  $V_{IHL(AC)min}$  points.

The following figure shows the Rx mask relationship to the input timing specifications relative to system  $tDS$  and  $tDH$ . The classical definition for  $tDS/tDH$  required a DQ rising


and falling edges to not violate  $t_{DS}$  and  $t_{DH}$  relative to the DQS strobe at any time; however, with the Rx mask  $t_{DS}$  and  $t_{DH}$  can shift relative to the DQS strobe provided the input pulse width specification is satisfied and the Rx mask is not violated.

**Figure 210: Rx Mask Relative to  $t_{DS}/t_{DH}$**



The following figure and table show an example of the worst case Rx mask required if the DQS and DQ pins do not have DRAM controller to DRAM write DQ training. The figure and table show that without DRAM write DQ training, the Rx mask would increase from 0.2UI to essentially 0.54UI. This would also be the minimum  $t_{DS}$  and  $t_{DH}$  required as well.

**Figure 211: Rx Mask Without Write Training**



**Table 92: Rx Mask and  $tDS/tDH$  without Write Training**

DDR4	$V_{IHL(AC)}$ (mV)	$TdiPW$ (UI)	$V_{diVW}$ (mV)	$TdiVW$ (UI)	$tDQS2DQ$ (UI)	$tDQ2DQ$ (UI)	Rx Mask with Write Train (ps)	$tDS + tDH$ (ps)
1600	186	0.58	136	0.2	$\pm 0.17$	0.1	125	338
1866	186	0.58	136	0.2	$\pm 0.17$	0.1	107.1	289
2133	186	0.58	136	0.2	$\pm 0.17$	0.1	94	253
2400	160	0.58	130	0.2	$\pm 0.17$	0.1	83.3	225
2666	150	0.58	120	0.22	$\pm 0.19$	0.105	82.5	225
2933	145	0.58	115	0.23	$\pm 0.22$	0.115	78.4	228
3200	140	0.58	110	0.23	$\pm 0.22$	0.125	71.8	209

Note: 1.  $V_{IHL(AC)}$ ,  $V_{diVW}$ , and  $V_{ILH(DC)}$  referenced to  $V_{CENTDQ,midpoint}$ .

## Connectivity Test (CT) Mode Input Levels

**Table 93: TEN Input Levels (CMOS)**


Parameter	Symbol	Min	Max	Unit	Note
TEN AC input high voltage	$V_{IH(AC)_TEN}$	$0.8 \times V_{DD}$	$V_{DD}$	V	1
TEN DC input high voltage	$V_{IH(DC)_TEN}$	$0.7 \times V_{DD}$	$V_{DD}$	V	
TEN DC input low voltage	$V_{IL(DC)_TEN}$	$V_{SS}$	$0.3 \times V_{DD}$	V	
TEN AC input low voltage	$V_{IL(AC)_TEN}$	$V_{SS}$	$0.2 \times V_{DD}$	V	2
TEN falling time	$tF_TEN$	–	10	ns	

**Table 93: TEN Input Levels (CMOS) (Continued)**

Parameter	Symbol	Min	Max	Unit	Note
TEN rising time	$t_{R\_TEN}$	–	1 0	ns	

Notes: 1. Overshoot should not exceed the  $V_{IN}$  values in the Absolute Maximum Ratings table.  
 2. Undershoot should not exceed the  $V_{IN}$  values in the Absolute Maximum Ratings table.

**Figure 212: TEN Input Slew Rate Definition**




**Table 94: CT Type-A Input Levels**

Parameter	Symbol	Min	Max	Unit	Note
CTipA AC input high voltage	$V_{IH(AC)}$	$V_{REF} + 200$	$V_{DD1}^1$	V	2, 3
CTipA DC input high voltage	$V_{IH(DC)}$	$V_{REF} + 150$	$V_{DD}$	V	2, 3
CTipA DC input low voltage	$V_{IL(DC)}$	$V_{SS}$	$V_{REF} - 150$	V	2, 3
CTipA AC input low voltage	$V_{IL(AC)}$	$V_{SS1}^1$	$V_{REF} - 200$	V	2, 3
CTipA falling time	$t_{F\_CTipA}$	–	5	ns	2
CTipA rising time	$t_{R\_CTipA}$	–	5	ns	2

Notes: 1. Refer to Overshoot and Undershoot Specifications.  
 2. CT Type-A inputs: CS\_n, BG[1:0], BA[1:0], A[9:0], A10/AP, A11, A12/BC\_n, A13, WE\_n/A14, CAS\_n/A15, RAS\_n/A16, CKE, ACT\_n, ODT, CLK\_t, CLK\_C, PAR.  
 3.  $V_{REFCA} = 0.5 \times V_{DD}$ .

**Figure 213: CT Type-A Input Slew Rate Definition**




**Table 95: CT Type-B Input Levels**

Parameter	Symbol	Min	Max	Unit	Note
CTipB AC input high voltage	$V_{IH(AC)}$	$V_{REF} + 300$	$V_{DD}^1$	V	2, 3
CTipB DC input high voltage	$V_{IH(DC)}$	$V_{REF} + 200$	$V_{DD}$	V	2, 3
CTipB DC input low voltage	$V_{IL(DC)}$	$V_{SS}$	$V_{REF} - 200$	V	2, 3
CTipB AC input low voltage	$V_{IL(AC)}$	$V_{SS1}^1$	$V_{REF} - 300$	V	2, 3
CTipB falling time	$t_{F\_CTipB}$	–	5	ns	2
CTipB rising time	$t_{R\_CTipB}$	–	5	ns	2

Notes:

- Refer to Overshoot and Undershoot Specifications.
- CT Type-B inputs: DML\_n/DBIL\_n, DMU\_n/DBIU\_n and DM\_n/DBI\_n.
- $V_{REFDQ}$  should be  $0.5 \times V_{DD}$

**Figure 214: CT Type-B Input Slew Rate Definition**




**Table 96: CT Type-C Input Levels (CMOS)**

Parameter	Symbol	Min	Max	Unit	Note
CTipC AC input high voltage	$V_{IH(AC)\_CTipC}$	$0.8 \times V_{DD}$	$V_{DD}^1$	V	2
CTipC DC input high voltage	$V_{IH(DC)\_CTipC}$	$0.7 \times V_{DD}$	$V_{DD}$	V	2
CTipC DC input low voltage	$V_{IL(DC)\_CTipC}$	$V_{SS}$	$0.3 \times V_{DD}$	V	2
CTipC AC input low voltage	$V_{IL(AC)\_CTipC}$	$V_{SS}^1$	$0.2 \times V_{DD}$	V	2
CTipC falling time	$t_{F\_CTipC}$	–	10	ns	2
CTipC rising time	$t_{R\_CTipC}$	–	10	ns	2

Notes:

- Refer to Overshoot and Undershoot Specifications.
- CT Type-C inputs: Alert\_n.

**Figure 215: CT Type-C Input Slew Rate Definition**




**Table 97: CT Type-D Input Levels**

Parameter	Symbol	Min	Max	Unit	Note
CTipD AC input high voltage	$V_{IH(AC)}_{CTipD}$	$0.8 \times V_{DD}$	$V_{DD}$	V	4
CTipD DC input high voltage	$V_{IH(DC)}_{CTipD}$	$0.7 \times V_{DD}$	$V_{DD}$	V	2
CTipD DC input low voltage	$V_{IL(DC)}_{CTipD}$	$V_{SS}$	$0.3 \times V_{DD}$	V	1
CTipD AC input low voltage	$V_{IL(AC)}_{CTipD}$	$V_{SS}$	$0.2 \times V_{DD}$	V	5
Rising time	$t_{R\_RESET}$	–	1	$\mu s$	3
RESET pulse width - after power-up	$t_{PW\_RESET\_S}$	1	–	$\mu s$	
RESET pulse width - during power-up	$t_{PW\_RESET\_L}$	200	–	$\mu s$	

Notes:

1. After  $RESET_n$  is registered LOW, the  $RESET_n$  level must be maintained below  $V_{IL(DC)}_{RESET}$  during  $t_{PW\_RESET}$ , otherwise, the DRAM may not be reset.
2. After  $RESET_n$  is registered HIGH, the  $RESET_n$  level must be maintained above  $V_{IH(DC)}_{RESET}$ , otherwise, operation will be uncertain until it is reset by asserting  $RESET_n$  signal LOW.
3. Slope reversal (ring-back) during this level transition from LOW to HIGH should be mitigated as much as possible.
4. Overshoot should not exceed the  $V_{IN}$  values in the Absolute Maximum Ratings table.
5. Undershoot should not exceed the  $V_{IN}$  values in the Absolute Maximum Ratings table.
6. CT Type-D inputs:  $RESET_n$ ; same requirements as in normal mode.


**Figure 216: CT Type-D Input Slew Rate Definition**



## Electrical Characteristics – AC and DC Differential Input Measurement Levels

### Differential Inputs

**Figure 217: Differential AC Swing and “Time Exceeding AC-Level”  $t_{DVAC}$**



Notes:

1. Differential signal rising edge from  $V_{IL,diff,max}$  to  $V_{IH,diff(AC)min}$  must be monotonic slope.
2. Differential signal falling edge from  $V_{IH,diff,min}$  to  $V_{IL,diff(AC)max}$  must be monotonic slope.

**Table 98: Differential Input Swing Requirements for CK\_t, CK\_c**

Parameter	Symbol	DDR4-1600 / 1866 / 2133 / 2400		DDR4-2666 / 2933 / 3200		Unit	Notes
		Min	Max	Min	Max		
Differential input high	$V_{IHdiff}$	0.150	Note 3	0.120	Note 3	V	1
Differential input low	$V_{ILdiff}$	Note 3	-0.150	Note 3	-0.120	V	1
Differential input high (AC)	$V_{IHdiff(AC)}$	$2 \times (V_{IH(AC)} - V_{REF})$	Note 3	$2 \times (V_{IH(AC)} - V_{REF})$	Note 3	V	2
Differential input low (AC)	$V_{ILdiff(AC)}$	Note 3	$2 \times (V_{IL(AC)} - V_{REF})$	Note 3	$2 \times (V_{IL(AC)} - V_{REF})$	V	2

Notes:

1. Used to define a differential signal slew-rate.
2. For CK\_t, CK\_c use  $V_{IH(AC)}$  and  $V_{IL(AC)}$  of ADD/CMD and  $V_{REFCA}$ .

3. These values are not defined; however, the differential signals (CK\_t, CK\_c) need to be within the respective limits,  $V_{IH(DC)}^{max}$  and  $V_{IL(DC)}^{min}$  for single-ended signals as well as the limitations for overshoot and undershoot.

**Table 99: Minimum Time AC Time  $t_{DVAC}$  for CK**


Slew Rate (V/ns)	$t_{DVAC}$ (ps) at $ V_{IH,diff(AC)}$ to $V_{IL,diff(AC)}$	
	200mV	TBDmV
>4.0	120	TBD
4.0	115	TBD
3.0	110	TBD
2.0	105	TBD
1.9	100	TBD
1.6	95	TBD
1.4	90	TBD
1.2	85	TBD
1.0	80	TBD
<1.0	80	TBD

Note: 1. Below  $V_{IL(AC)}$ .

### Single-Ended Requirements for CK Differential Signals

Each individual component of a differential signal (CK\_t, CK\_c) has to comply with certain requirements for single-ended signals. CK\_t and CK\_c have to reach approximately  $V_{SEHmin}/V_{SEL,max}$ , which are approximately equal to the AC levels  $V_{IH(AC)}$  and  $V_{IL(AC)}$  for ADD/CMD signals in every half-cycle. The applicable AC levels for ADD/CMD might differ per speed-bin, and so on. For example, if a value other than 100mV is used for ADD/CMD  $V_{IH(AC)}$  and  $V_{IL(AC)}$  signals, then these AC levels also apply for the single-ended signals CK\_t and CK\_c.

While ADD/CMD signal requirements are with respect to  $V_{REFCA}$ , the single-ended components of differential signals have a requirement with respect to  $V_{DD}/2$ ; this is nominally the same. The transition of single-ended signals through the AC levels is used to measure setup time. For single-ended components of differential signals the requirement to reach  $V_{SEL,max}/V_{SEH,min}$  has no bearing on timing, but adds a restriction on the common mode characteristics of these signals.

**Figure 218: Single-Ended Requirements for CK**

**Table 100: Single-Ended Requirements for CK**

Parameter	Symbol	DDR4-1600 / 1866 / 2133 / 2400		DDR4-2666 / 2933 / 3200		Unit	Notes
		Min	Max	Min	Max		
Single-ended high level for CK_t, CK_c	V <sub>SEH</sub>	V <sub>DD</sub> /2 + 0.100	Note 3	V <sub>DD</sub> /2 + 0.90	Note 3	V	1, 2
Single-ended low level for CK_t, CK_c	V <sub>SEL</sub>	Note 3	V <sub>DD</sub> /2 - 0.100	Note 3	V <sub>DD</sub> /2 - 0.90	V	1, 2

Notes:

1. For CK\_t, CK\_c use V<sub>IH(AC)</sub> and V<sub>IL(AC)</sub> of ADD/CMD and V<sub>REFCA</sub>.
2. ADDR/CMD V<sub>IH(AC)</sub> and V<sub>IL(AC)</sub> based on V<sub>REFCA</sub>.
3. These values are not defined; however, the differential signal (CK\_t, CK\_c) need to be within the respective limits, V<sub>IH(DC)<sub>max</sub></sub> and V<sub>IL(DC)<sub>min</sub></sub> for single-ended signals as well as the limitations for overshoot and undershoot.


## Slew Rate Definitions for CK Differential Input Signals

**Table 101: CK Differential Input Slew Rate Definition**

Description	Measured		Defined by
	From	To	
Differential input slew rate for rising edge	V <sub>IL,diff,max</sub>	V <sub>IH,diff,min</sub>	V <sub>IH,diff,min</sub> - V <sub>IL,diff,max</sub>  /ΔT <sub>R,diff</sub>
Differential input slew rate for falling edge	V <sub>IH,diff,min</sub>	V <sub>IL,diff,max</sub>	V <sub>IH,diff,min</sub> - V <sub>IL,diff,max</sub>  /ΔT <sub>F,diff</sub>

Note: 1. The differential signal CK\_t, CK\_c must be monotonic between these thresholds.


**Figure 219: Differential Input Slew Rate Definition for CK\_t, CK\_c**



### CK Differential Input Cross Point Voltage

To guarantee tight setup and hold times as well as output skew parameters with respect to clock and strobe, each cross point voltage of differential input signal CK\_t, CK\_c must meet the requirements shown below. The differential input cross point voltage  $V_{IX(CK)}$  is measured from the actual cross point of true and complement signals to the midlevel between  $V_{DD}$  and  $V_{SS}$ .

**Figure 220:  $V_{IX(CK)}$  Definition**




**Table 102: Cross Point Voltage For CK Differential Input Signals at DDR4-1600 through DDR4-2400**

Parameter	Sym	Input Level	DDR4-1600, 1866, 2133		DDR4-2400	
			Min	Max	Min	Max
Differential input cross point voltage relative to $V_{DD}/2$ for CK_t, CK_c	$V_{IX(CK)}$	$V_{SEH} > V_{DD}/2 + 145\text{mV}$	N/A	120mV	N/A	120mV
		$V_{DD}/2 + 100\text{mV} \leq V_{SEH} \leq V_{DD}/2 + 145\text{mV}$	N/A	$(V_{SEH} - V_{DD}/2) - 25\text{mV}$	N/A	$(V_{SEH} - V_{DD}/2) - 25\text{mV}$
		$V_{DD}/2 - 145\text{mV} \leq V_{SEL} \leq V_{DD}/2 - 100\text{mV}$	$-(V_{DD}/2 - V_{SEL}) + 25\text{mV}$	N/A	$-(V_{DD}/2 - V_{SEL}) + 25\text{mV}$	N/A
		$V_{SEL} \leq V_{DD}/2 - 145\text{mV}$	-120mV	N/A	-120mV	N/A

**Table 103: Cross Point Voltage For CK Differential Input Signals at DDR4-2666 through DDR4-3200**

Parameter	Sym	Input Level	DDR4-2666		DDR4-2933, 3200	
			Min	Max	Min	Max
Differential input cross point voltage relative to $V_{DD}/2$ for CK_t, CK_c	$V_{IX(CK)}$	$V_{SEH} > V_{DD}/2 + 135\text{mV}$	N/A	110mV	N/A	110mV
		$V_{DD}/2 + 90\text{mV} \leq V_{SEH} \leq V_{DD}/2 + 135\text{mV}$	N/A	$(V_{SEH} - V_{DD}/2) - 30\text{mV}$	N/A	$(V_{SEH} - V_{DD}/2) - 30\text{mV}$
		$V_{DD}/2 - 135\text{mV} \leq V_{SEL} \leq V_{DD}/2 - 90\text{mV}$	$-(V_{DD}/2 - V_{SEL}) + 30\text{mV}$	N/A	$-(V_{DD}/2 - V_{SEL}) + 30\text{mV}$	N/A
		$V_{SEL} \leq V_{DD}/2 - 135\text{mV}$	-110mV	N/A	-110mV	N/A

## DQS Differential Input Signal Definition and Swing Requirements

**Figure 221: Differential Input Signal Definition for DQS\_t, DQS\_c**


**Table 104: DDR4-1600 through DDR4-2400 Differential Input Swing Requirements for DQS\_t, DQS\_c**

Parameter	Symbol	DDR4-1600, 1866, 2133		DDR4-2400		Unit	Notes
		Min	Max	Min	Max		
Peak differential input high voltage	$V_{IH,diff,peak}$	186	$V_{DDQ}$	160	$V_{DDQ}$	mV	1 , 2
Peak differential input low voltage	$V_{IL,diff,peak}$	$V_{SSQ}$	-186	$V_{SSQ}$	-160	mV	1 , 2

Notes:

1. Minimum and maximum limits are relative to single-ended portion and can be exceeded within allowed overshoot and undershoot limits.
2. Minimum value point is used to determine differential signal slew-rate.

**Table 105: DDR4-2633 through DDR4-3200 Differential Input Swing Requirements for DQS\_t, DQS\_c**

Parameter	Symbol	DDR4-2666		DDR4-2933		DDR4-3200		Unit	Notes
		Min	Max	Min	Max	Min	Max		
Peak differential input high voltage	$V_{IH,diff,peak}$	150	$V_{DDQ}$	145	$V_{DDQ}$	140	$V_{DDQ}$	mV	1 , 2
Peak differential input low voltage	$V_{IL,diff,peak}$	$V_{SSQ}$	-150	$V_{SSQ}$	-145	$V_{SSQ}$	-140	mV	1 , 2

Notes:

1. Minimum and maximum limits are relative to single-ended portion and can be exceeded within allowed overshoot and undershoot limits.
2. Minimum value point is used to determine differential signal slew-rate.


The peak voltage of the DQS signals are calculated using the following equations:

$$V_{IH,dif,Peak} = \text{MAX}(f_t)$$

$$V_{IL,dif,Peak} = \text{MIN}(f_t)$$

( $f_t$ ) = DQS\_t, DQS\_c.

The MAX( $f_t$ ) or MIN( $f_t$ ) used to determine the midpoint from which to reference the  $\pm 35\%$  window of the exempt non-monotonic signaling shall be the smallest peak voltage observed in all UIs.

**Figure 222: DQS\_t, DQS\_c Input Peak Voltage Calculation and Range of Exempt non-Monotonic Signaling**



## DQS Differential Input Cross Point Voltage

To achieve tight RxMask input requirements as well as output skew parameters with respect to strobe, the cross point voltage of differential input signals (DQS\_t, DQS\_c) must meet  $V_{IX\_DQS,ratio}$  in the table below. The differential input cross point voltage  $V_{IX\_DQS}$  ( $V_{IX\_DQS\_FR}$  and  $V_{IX\_DQS\_RF}$ ) is measured from the actual cross point of DQS\_t, DQS\_c relative to the  $V_{DQS,mid}$  of the DQS\_t and DQS\_c signals.

$V_{DQS,mid}$  is the midpoint of the minimum levels achieved by the transitioning DQS\_t and DQS\_c signals, and noted by  $V_{DQS\_trans}$ .  $V_{DQS\_trans}$  is the difference between the lowest horizontal tangent above  $V_{DQS,mid}$  of the transitioning DQS signals and the highest horizontal tangent below  $V_{DQS,mid}$  of the transitioning DQS signals. A non-monotonic transitioning signal's ledge is exempt or not used in determination of a horizontal tangent provided the said ledge occurs within  $\pm 35\%$  of the midpoint of either  $V_{IH,DIFF,Peak}$  voltage (DQS\_t rising) or  $V_{IL,DIFF,Peak}$  voltage (DQS\_c rising), as shown in the figure below.

A secondary horizontal tangent resulting from a ring-back transition is also exempt in determination of a horizontal tangent. That is, a falling transition's horizontal tangent is derived from its negative slope to zero slope transition (point A in the figure below), and a ring-back's horizontal tangent is derived from its positive slope to zero slope transition (point B in the figure below) and is not a valid horizontal tangent; a rising transition's horizontal tangent is derived from its positive slope to zero slope transition (point C in the figure below), and a ring-back's horizontal tangent derived from its negative slope to zero slope transition (point D in the figure below) and is not a valid horizontal tangent.

**Figure 223:  $V_{IX,DQS}$  Definition**



**Table 106: Cross Point Voltage For Differential Input Signals DQS**

Parameter	Symbol	DDR4-1600, 1866, 2133, 2400, 2666, 2933, 3200		Unit	Notes
		Min	Max		
DQS_t and DQS_c crossing relative to the midpoint of the DQS_t and DQS_c signal swings	$V_{IX\_DQS,ratio}$	-	25	%	1, 2

**Table 106: Cross Point Voltage For Differential Input Signals DQS (Continued)**

Parameter	Symbol	DDR4-1600, 1866, 2133, 2400, 2666, 2933, 3200		Unit	Notes
		Min	Max		
V <sub>DQS,mid</sub> to V <sub>cent(midpoint)</sub> offset	V <sub>DQS,mid_to_Vcent</sub>	–	Note 3	mV	2

Notes:


1.  $V_{IX,DQS,ratio}$  is DQS  $V_{IX}$  crossing ( $V_{IX,DQS,FR}$  or  $V_{IX,DQS,RF}$ ) divided by  $V_{DQS\_trans}$ .  $V_{DQS\_trans}$  is the difference between the lowest horizontal tangent above  $V_{DQS,mid}$  of the transitioning DQS signals and the highest horizontal tangent below  $V_{DQS,mid}$  of the transitioning DQS signals.
2.  $V_{DQS,mid}$  will be similar to the  $V_{REFDDQ}$  internal setting value ( $V_{cent(midpoint)}$  offset) obtained during  $V_{REF}$  Training if the DQS and DQs drivers and paths are matched.
3. The maximum limit shall not exceed the smaller of  $V_{IH,diff,DQS}$  minimum limit or 50mV.

## Slew Rate Definitions for DQS Differential Input Signals

**Table 107: DQS Differential Input Slew Rate Definition**

Description	Measured		Defined by
	From	To	
Differential input slew rate for rising edge	$V_{IL,diff,DQS}$	$V_{IH,diff,DQS}$	$ V_{IH,diff,DQS} - V_{IL,diff,DQS} /\Delta T_{Rdiff}$
Differential input slew rate for falling edge	$V_{IH,diff,DQS}$	$V_{IL,diff,DQS}$	$ V_{IH,diff,DQS} - V_{IL,diff,DQS} /\Delta T_{Fdiff}$

Note: 1. The differential signal DQS\_t, DQS\_c must be monotonic between these thresholds.

**Figure 224: Differential Input Slew Rate and Input Level Definition for DQS\_t, DQS\_c**

**Table 108: DDR4-1600 through DDR4-2400 Differential Input Slew Rate and Input Levels for DQS\_t, DQS\_c**

Parameter	Symbol	DDR4-1600, 1866, 2133		DDR4-2400		Unit	Notes
		Min	Max	Min	Max		
Peak differential input high voltage	$V_{IH,diff,peak}$	186	$V_{DDQ}$	160	$V_{DDQ}$	mV	1
Differential input high voltage	$V_{IH,diff,DQS}$	136	–	130	–	mV	2, 3
Differential input low voltage	$V_{IL,diff,DQS}$	–	-136	–	-130	mV	2, 3



## 4Gb: x4, x8, x16 DDR4 SDRAM Electrical Characteristics – AC and DC Differential Input Measurement Levels

**Table 108: DDR4-1600 through DDR4-2400 Differential Input Slew Rate and Input Levels for DQS\_t, DQS\_c (Continued)**

Parameter	Symbol	DDR4-1600, 1866, 2133		DDR4-2400		Unit	Notes
		Min	Max	Min	Max		
Peak differential input low voltage	$V_{IL,diff,peak}$	$V_{SSQ}$	-186	$V_{SSQ}$	-160	mV	1
DQS differential input slew rate	SRIdiff	3.0	18	3.0	18	V/ns	4, 5

Notes:

1. Minimum and maximum limits are relative to single-ended portion and can be exceeded within allowed overshoot and undershoot limits.
2. Differential signal rising edge from  $V_{IL,diff,DQS}$  to  $V_{IH,diff,DQS}$  must be monotonic slope.
3. Differential signal falling edge from  $V_{IH,diff,DQS}$  to  $V_{IL,diff,DQS}$  must be monotonic slope.
4. Differential input slew rate for rising edge from  $V_{IL,diff,DQS}$  to  $V_{IH,diff,DQS}$  is defined by  $|V_{IL,diff,min} - V_{IH,diff,max}|/\Delta T_{Rdiff}$ .
5. Differential input slew rate for falling edge from  $V_{IH,diff,DQS}$  to  $V_{IL,diff,DQS}$  is defined by  $|V_{IL,diff,min} - V_{IH,diff,max}|/\Delta T_{Fdiff}$ .

**Table 109: DDR4-2666 through DDR4-3200 Differential Input Slew Rate and Input Levels for DQS\_t, DQS\_c**

Parameter	Symbol	DDR4-2666		DDR4-2933		DDR4-3200		Unit	Notes
		Min	Max	Min	Max	Min	Max		
Peak differential input high voltage	$V_{IH,diff,peak}$	150	$V_{DDQ}$	145	$V_{DDQ}$	140	$V_{DDQ}$	mV	1
Differential input high voltage	$V_{IH,diff,DQS}$	120	-	115	-	110	-	mV	2, 3
Differential input low voltage	$V_{IL,diff,DQS}$	-	-120	-	-115	-	-110	mV	2, 3
Peak differential input low voltage	$V_{IL,diff,peak}$	$V_{SSQ}$	-150	$V_{SSQ}$	-145	$V_{SSQ}$	-140	mV	1
DQS differential input slew rate	SRIdiff	3.0	18	3.0	18	3.0	18	V/ns	4, 5

Notes:

1. Minimum and maximum limits are relative to single-ended portion and can be exceeded within allowed overshoot and undershoot limits.
2. Differential signal rising edge from  $V_{IL,diff,DQS}$  to  $V_{IH,diff,DQS}$  must be monotonic slope.
3. Differential signal falling edge from  $V_{IH,diff,DQS}$  to  $V_{IL,diff,DQS}$  must be monotonic slope.
4. Differential input slew rate for rising edge from  $V_{IL,diff,DQS}$  to  $V_{IH,diff,DQS}$  is defined by  $|V_{IL,diff,min} - V_{IH,diff,max}|/\Delta T_{Rdiff}$ .
5. Differential input slew rate for falling edge from  $V_{IH,diff,DQS}$  to  $V_{IL,diff,DQS}$  is defined by  $|V_{IL,diff,min} - V_{IH,diff,max}|/\Delta T_{Fdiff}$ .


## Electrical Characteristics – Overshoot and Undershoot Specifications

### Address, Command, and Control Overshoot and Undershoot Specifications

**Table 110: ADDR, CMD, CNTL Overshoot and Undershoot/Specifications**

Description	DDR4-1600	DDR4-1866	DDR4-2133	DDR4-2400	DDR4-2666	DDR4-2933	DDR4-3200	Unit
<b>Address and control pins (A[17:0], BG[1:0], BA[1:0], CS_n, RAS_n, CAS_n, WE_n, CKE, ODT, C2-0)</b>								
Area A: Maximum peak amplitude above V <sub>DD</sub> absolute MAX	0.06	0.06	0.06	0.06	0.06	0.06	0.06	V
Area B: Amplitude allowed between V <sub>DD</sub> and V <sub>DD</sub> absolute MAX	0.24	0.24	0.24	0.24	0.24	0.24	0.24	V
Area C: Maximum peak amplitude allowed for undershoot below V <sub>SS</sub>	0.30	0.30	0.30	0.30	0.30	0.30	0.30	V
Area A maximum overshoot area per 1 <sup>t</sup> CK	0.0083	0.0071	0.0062	0.0055	0.0055	0.0055	0.0055	V/ns
Area B maximum overshoot area per 1 <sup>t</sup> CK	0.2550	0.2185	0.1914	0.1699	0.1699	0.1699	0.1699	V/ns
Area C maximum undershoot area per 1 <sup>t</sup> CK	0.2644	0.2265	0.1984	0.1762	0.1762	0.1762	0.1762	V/ns

**Figure 225: ADDR, CMD, CNTL Overshoot and Undershoot Definition**




## Clock Overshoot and Undershoot Specifications

**Table 111: CK Overshoot and Undershoot/ Specifications**

Description	DDR4- 1600	DDR4- 1866	DDR4- 2133	DDR4- 2400	DDR4- 2666	DDR4- 2933	DDR4- 3200	Unit
<b>CLK_t, CLK_n</b>								
Area A: Maximum peak amplitude above $V_{DD}$ absolute MAX	0.06	0.06	0.06	0.06	0.06	0.06	0.06	V
Area B: Amplitude allowed between $V_{DD}$ and $V_{DD}$ absolute MAX	0.24	0.24	0.24	0.24	0.24	0.24	0.24	V
Area C: Maximum peak amplitude allowed for undershoot below $V_{SS}$	0.30	0.30	0.30	0.30	0.30	0.30	0.30	V
Area A maximum overshoot area per 1UI	0.0038	0.0032	0.0028	0.0025	0.0025	0.0025	0.0025	V/ns
Area B maximum overshoot area per 1UI	0.1125	0.0964	0.0844	0.0750	0.0750	0.0750	0.0750	V/ns
Area C maximum undershoot area per 1UI	0.1144	0.0980	0.0858	0.0762	0.0762	0.0762	0.0762	V/ns

**Figure 226: CK Overshoot and Undershoot Definition**




## Data, Strobe, and Mask Overshoot and Undershoot Specifications

**Table 112: Data, Strobe, and Mask Overshoot and Undershoot/ Specifications**

Description	DDR4-1600	DDR4-1866	DDR4-2133	DDR4-2400	DDR4-2666	DDR4-2933	DDR4-3200	Unit
<b>DQS_t, DQS_n, LDQS_t, LDQS_n, UDQS_t, UDQS_n, DQ[0:15], DM/DBI, UDM/UDBI, LDM/LDBI,</b>								
Area A: Maximum peak amplitude above $V_{DDQ}$ absolute MAX	0.16	0.16	0.16	0.16	0.16	0.16	0.16	V
Area B: Amplitude allowed between $V_{DDQ}$ and $V_{DDQ}$ absolute MAX	0.24	0.24	0.24	0.24	0.24	0.24	0.24	V
Area C: Maximum peak amplitude allowed for undershoot below $V_{SSQ}$	0.30	0.30	0.30	0.30	0.30	0.30	0.30	V
Area D: Maximum peak amplitude below $V_{SSQ}$ absolute MIN	0.10	0.10	0.10	0.10	0.10	0.10	0.10	V
Area A maximum overshoot area per 1UI	0.0150	0.0129	0.0113	0.0100	0.0129	0.0113	0.0100	V/ns
Area B maximum overshoot area per 1UI	0.1050	0.0900	0.0788	0.0700	0.0900	0.0788	0.0700	V/ns
Area C maximum undershoot area per 1UI	0.1050	0.0900	0.0788	0.0700	0.0900	0.0788	0.0700	V/ns
Area D maximum undershoot area per 1UI	0.0150	0.0129	0.0113	0.0100	0.0129	0.0113	0.0100	V/ns

**Figure 227: Data, Strobe, and Mask Overshoot and Undershoot Definition**



## Electrical Characteristics – AC and DC Output Measurement Levels

### Single-Ended Outputs

**Table 113: Single-Ended Output Levels**

Parameter	Symbol	DDR4-1600 to DDR4-3200	Unit
DC output high measurement level (for IV curve linearity)	$V_{OH(DC)}$	$1.1 \times V_{DDQ}$	V
DC output mid measurement level (for IV curve linearity)	$V_{OM(DC)}$	$0.8 \times V_{DDQ}$	V
DC output low measurement level (for IV curve linearity)	$V_{OL(DC)}$	$0.5 \times V_{DDQ}$	V
AC output high measurement level (for output slew rate)	$V_{OH(AC)}$	$(0.7 + 0.15) \times V_{DDQ}$	V

**Table 113: Single-Ended Output Levels (Continued)**


Parameter	Symbol	DDR4-1600 to DDR4-3200	Unit
AC output low measurement level (for output slew rate)	$V_{OL(AC)}$	$(0.7 - 0.15) \times V_{DDQ}$	V

Note: 1. The swing of  $\pm 0.15 \times V_{DDQ}$  is based on approximately 50% of the static single-ended output peak-to-peak swing with a driver impedance of  $R_{ZQ}/7$  and an effective test load of  $50\Omega$  to  $V_{TT} = V_{DDQ}$ .

Using the same reference load used for timing measurements, output slew rate for falling and rising edges is defined and measured between  $V_{OL(AC)}$  and  $V_{OH(AC)}$  for single-ended signals.

**Table 114: Single-Ended Output Slew Rate Definition**

Description	Measured		Defined by
	From	To	
Single-ended output slew rate for rising edge	$V_{OL(AC)}$	$V_{OH(AC)}$	$[V_{OH(AC)} - V_{OL(AC)}]/\Delta TR_{se}$
Single-ended output slew rate for falling edge	$V_{OH(AC)}$	$V_{OL(AC)}$	$[V_{OH(AC)} - V_{OL(AC)}]/\Delta TF_{se}$

**Figure 228: Single-ended Output Slew Rate Definition**


**Table 115: Single-Ended Output Slew Rate**

For  $R_{ON} = R_{ZQ}/7$ 

Parameter	Symbol	DDR4-1600 / 1866 / 2133 / 2400		DDR4-2666		DDR4-2933 / 3200		Unit
		Min	Max	Min	Max	Min	Max	
Single-ended output slew rate	$SRQ_{se}$	4	9	4	9	4	9	V/ns

- Notes:
1. SR = slew rate; Q = query output; se = single-ended signals.
  2. In two cases a maximum slew rate of 12V/ns applies for a single DQ signal within a byte lane:
    - Case 1 is defined for a single DQ signal within a byte lane that is switching into a certain direction (either from HIGH-to-LOW or LOW-to-HIGH) while all remaining DQ signals in the same byte lane are static (they stay at either HIGH or LOW).
    - Case 2 is defined for a single DQ signal within a byte lane that is switching into a certain direction (either from HIGH-to-LOW or LOW-to-HIGH) while all remaining DQ signals in the same byte lane are switching into the opposite direction (from LOW-to-HIGH or HIGH-to-LOW, respectively). For the remaining DQ signal switching into the opposite direction, the standard maximum limit of 9 V/ns applies.

## Differential Outputs

**Table 116: Differential Output Levels**

Parameter	Symbol	DDR4-1600 to DDR4-3200	Unit
AC differential output high measurement level (for output slew rate)	$V_{OH,diff(AC)}$	$0.3 \times V_{DDQ}$	V
AC differential output low measurement level (for output slew rate)	$V_{OL,diff(AC)}$	$-0.3 \times V_{DDQ}$	V


Note: 1. The swing of  $\pm 0.3 \times V_{DDQ}$  is based on approximately 50% of the static single-ended output peak-to-peak swing with a driver impedance of  $R_{ZQ}/7$  and an effective test load of  $50\Omega$  to  $V_{TT} = V_{DDQ}$  at each differential output.

Using the same reference load used for timing measurements, output slew rate for falling and rising edges is defined and measured between  $V_{OL,diff(AC)}$  and  $V_{OH,diff(AC)}$  for differential signals.

**Table 117: Differential Output Slew Rate Definition**

Description	Measured		Defined by
	From	To	
Differential output slew rate for rising edge	$V_{OL,diff(AC)}$	$V_{OH,diff(AC)}$	$[V_{OH,diff(AC)} - V_{OL,diff(AC)}]/\Delta TR_{diff}$
Differential output slew rate for falling edge	$V_{OH,diff(AC)}$	$V_{OL,diff(AC)}$	$[V_{OH,diff(AC)} - V_{OL,diff(AC)}]/\Delta TF_{diff}$

**Figure 229: Differential Output Slew Rate Definition**



**Table 118: Differential Output Slew Rate**

For  $R_{ON} = R_{ZQ}/7$

Parameter	Symbol	DDR4-1600 / 1866 / 2133 / 2400		DDR4-2666		DDR4-2933 / 3200		Unit
		Min	Max	Min	Max	Min	Max	
Differential output slew rate	SRQ <sub>diff</sub>	8	18	8	18	8	18	V/ns

Note: 1. SR = slew rate; Q = query output; diff = differential signals.


### Reference Load for AC Timing and Output Slew Rate

The effective reference load of  $50\Omega$  to  $V_{TT} = V_{DDQ}$  and driver impedance of  $R_{ZQ}/7$  for each output was used in defining the relevant AC timing parameters of the device as well as output slew rate measurements.

$R_{ON}$  nominal of DQ, DQS\_t and DQS\_c drivers uses 34 ohms to specify the relevant AC timing parameter values of the device. The maximum DC high level of output signal =  $1.0 \times V_{DDQ}$ , the minimum DC low level of output signal =  $\{ 34 / (34 + 50) \} \times V_{DDQ} = 0.4 \times V_{DDQ}$ .

The nominal reference level of an output signal can be approximated by the following: The center of maximum DC high and minimum DC low =  $\{ (1 + 0.4) / 2 \} \times V_{DDQ} = 0.7 \times V_{DDQ}$ . The actual reference level of output signal might vary with driver  $R_{ON}$  and reference load tolerances. Thus, the actual reference level or midpoint of an output signal is at the widest part of the output signal's eye.

**Figure 230: Reference Load For AC Timing and Output Slew Rate**




## Connectivity Test Mode Output Levels


**Table 119: Connectivity Test Mode Output Levels**

Parameter	Symbol	DDR4-1600 to DDR4-3200	Unit
DC output high measurement level (for IV curve linearity)	$V_{OH(DC)}$	$1.1 \times V_{DDQ}$	V
DC output mid measurement level (for IV curve linearity)	$V_{OM(DC)}$	$0.8 \times V_{DDQ}$	V
DC output low measurement level (for IV curve linearity)	$V_{OL(DC)}$	$0.5 \times V_{DDQ}$	V
DC output below measurement level (for IV curve linearity)	$V_{OB(DC)}$	$0.2 \times V_{DDQ}$	V
AC output high measurement level (for output slew rate)	$V_{OH(AC)}$	$V_{TT} + (0.1 \times V_{DDQ})$	V
AC output low measurement level (for output slew rate)	$V_{OL(AC)}$	$V_{TT} - (0.1 \times V_{DDQ})$	V

Note: 1. Driver impedance of  $R_{ZQ}/7$  and an effective test load of  $50\Omega$  to  $V_{TT} = V_{DDQ}$ .

**Figure 231: Connectivity Test Mode Reference Test Load**



**Figure 232: Connectivity Test Mode Output Slew Rate Definition**

**Table 120: Connectivity Test Mode Output Slew Rate**


Parameter	Symbol	DDR4-1600 / 1866 / 2133 / 2400		DDR4-2666		DDR4-2933 / 3200		Unit
		Min	Max	Min	Max	Min	Max	
Output signal falling time	TF <sub>output<sub>_CT</sub></sub>	–	10	–	10	–	10	ns/V
Output signal rising time	TR <sub>output<sub>_CT</sub></sub>	–	10	–	10	–	10	ns/V

## Electrical Characteristics – AC and DC Output Driver Characteristics

### Connectivity Test Mode Output Driver Electrical Characteristics

The DDR4 driver supports special values during connectivity test mode. These  $R_{ON}$  values are referenced in this section. A functional representation of the output buffer is shown in the figure below.

**Figure 233: Output Driver During Connectivity Test Mode**



The output driver impedance,  $R_{ON}$ , is determined by the value of the external reference resistor  $R_{ZQ}$  as follows:  $R_{ON} = R_{ZQ}/7$ . This targets  $34\Omega$  with nominal  $R_{ZQ} = 240\Omega$ ; however, connectivity test mode uses uncalibrated drivers and only a maximum target is defined. Mismatch between pull up and pull down is undefined.

The individual pull-up and pull-down resistors ( $R_{ONPu\_CT}$  and  $R_{ONPd\_CT}$ ) are defined as follows:

$R_{ONPu\_CT}$  when  $R_{ONPd\_CT}$  is off:

$$R_{ONPU\_CT} = \frac{V_{DDQ} - V_{OUT}}{|I_{OUT}|}$$

$R_{ONPd\_CT}$  when  $R_{ONPU\_CT}$  is off:

$$R_{ONPD\_CT} = \frac{V_{OUT}}{|I_{OUT}|}$$


**Table 121: Output Driver Electrical Characteristics During Connectivity Test Mode**

Assumes  $R_{ZQ} = 240\Omega$ ; ZQ calibration not required

$R_{ON,nom\_CT}$	<b>Resistor</b>	<b><math>V_{OUT}</math></b>	<b>Min</b>	<b>Nom</b>	<b>Max</b>	<b>Unit</b>
34Ω	$R_{ONPD\_CT}$	$V_{OB(DC)} = 0.2 \times V_{DDQ}$	N/A	N/A	1.9	$R_{ZQ}/7$
		$V_{OL(DC)} = 0.5 \times V_{DDQ}$	N/A	N/A	2.0	$R_{ZQ}/7$
		$V_{OM(DC)} = 0.8 \times V_{DDQ}$	N/A	N/A	2.2	$R_{ZQ}/7$
		$V_{OH(DC)} = 1.1 \times V_{DDQ}$	N/A	N/A	2.5	$R_{ZQ}/7$
	$R_{ONPU\_CT}$	$V_{OB(DC)} = 0.2 \times V_{DDQ}$	N/A	N/A	1.9	$R_{ZQ}/7$
		$V_{OL(DC)} = 0.5 \times V_{DDQ}$	N/A	N/A	2.0	$R_{ZQ}/7$
		$V_{OM(DC)} = 0.8 \times V_{DDQ}$	N/A	N/A	2.2	$R_{ZQ}/7$
		$V_{OH(DC)} = 1.1 \times V_{DDQ}$	N/A	N/A	2.5	$R_{ZQ}/7$

## Output Driver Electrical Characteristics

The DDR4 driver supports two  $R_{ON}$  values. These  $R_{ON}$  values are referred to as strong mode (low  $R_{ON}$ : 34Ω) and weak mode (high  $R_{ON}$ : 48Ω). A functional representation of the output buffer is shown in the figure below.

**Figure 234: Output Driver: Definition of Voltages and Currents**


The output driver impedance,  $R_{ON}$ , is determined by the value of the external reference resistor  $R_{ZQ}$  as follows:  $R_{ON(34)} = R_{ZQ}/7$ , or  $R_{ON(48)} = R_{ZQ}/5$ . This provides either a nominal  $34.3\Omega \pm 10\%$  or  $48\Omega \pm 10\%$  with nominal  $R_{ZQ} = 240\Omega$ .

The individual pull-up and pull-down resistors ( $R_{ONPu}$  and  $R_{ONPd}$ ) are defined as follows:

$R_{ONPu}$  when  $R_{ONPd}$  is off:

$$R_{ONPU} = \frac{V_{DDQ} - V_{OUT}}{|I_{OUT}|}$$

$R_{ONPD}$  when  $R_{ONPU}$  is off:

$$R_{ONPD} = \frac{V_{OUT}}{|I_{OUT}|}$$

**Table 122: Strong Mode (34Ω) Output Driver Electrical Characteristics**

Assumes  $R_{ZQ} = 240\Omega$ ; Entire operating temperature range after proper ZQ calibration

$R_{ON,nom}$	Resistor	$V_{OUT}$	Min	Nom	Max	Unit	Notes
34Ω	$R_{ON34PD}$	$V_{OL(DC)} = 0.5 \times V_{DDQ}$	0.73	1.0	1.1	$R_{ZQ}/7$	1, 2, 3
		$V_{OM(DC)} = 0.8 \times V_{DDQ}$	0.83	1.0	1.1	$R_{ZQ}/7$	1, 2, 3
		$V_{OH(DC)} = 1.1 \times V_{DDQ}$	0.83	1.0	1.25	$R_{ZQ}/7$	1, 2, 3
	$R_{ON34PU}$	$V_{OL(DC)} = 0.5 \times V_{DDQ}$	0.9	1.0	1.25	$R_{ZQ}/7$	1, 2, 3
		$V_{OM(DC)} = 0.8 \times V_{DDQ}$	0.9	1.0	1.1	$R_{ZQ}/7$	1, 2, 3
		$V_{OH(DC)} = 1.1 \times V_{DDQ}$	0.8	1.0	1.1	$R_{ZQ}/7$	1, 2, 3
Mismatch between DQ to DQ within byte variation pull-up, $MM_{PUDd}$		$V_{OM(DC)} = 0.8 \times V_{DDQ}$	–	–	10	%	1, 2, 3, 4, 5
Mismatch between DQ to DQ within byte variation pull-down, $MM_{PDdd}$		$V_{OM(DC)} = 0.8 \times V_{DDQ}$	–	–	10	%	1, 2, 3, 4, 6, 7
Mismatch between pull-up and pull-down, $MM_{PUPD}$		$V_{OM(DC)} = 0.8 \times V_{DDQ}$	–10	–	16	%	1, 2, 3, 4, 6, 7

- Notes:
1. The tolerance limits are specified after calibration with stable voltage and temperature. For the behavior of the tolerance limits if temperature or voltage changes after calibration, see following section on voltage and temperature sensitivity.
  2. The tolerance limits are specified under the condition that  $V_{DDQ} = V_{DD}$  and that  $V_{SSQ} = V_{SS}$ .
  3. Micron recommends calibrating pull-down and pull-up output driver impedances at  $0.8 \times V_{DDQ}$ . Other calibration schemes may be used to achieve the linearity specification shown above; for example, calibration at  $0.5 \times V_{DDQ}$  and  $1.1 V_{DDQ}$ .
  4. DQ-to-DQ mismatch within byte variation for a given component including DQS\_t and DQS\_c (characterized).
  5. Measurement definition for mismatch between pull-up and pull-down,  $MM_{PUPD}$ : Measure both  $R_{ONPU}$  and  $R_{ONPD}$  at  $0.8 \times V_{DDQ}$  separately;  $R_{ON,nom}$  is the nominal  $R_{ON}$  value:

$$MM_{PUPD} = \frac{R_{ONPU} - R_{ONPD}}{R_{ON,nom}} \times 100$$

6.  $R_{ON}$  variance range ratio to  $R_{ON}$  nominal value in a given component, including DQS\_t and DQS\_c:

$$MM_{PUDD} = \frac{R_{ONPU,max} - R_{ONPU,min}}{R_{ON,nom}} \times 100$$

$$MM_{PDDD} = \frac{R_{ONPD,max} - R_{ONPD,min}}{R_{ON,nom}} \times 100$$

7. The lower and upper bytes of a x16 are each treated on a per byte basis.
8. For IT and AT devices, the minimum values are derated by 9% when the device operates between -40°C and 0°C ( $T_C$ ).

**Table 123: Weak Mode (48Ω) Output Driver Electrical Characteristics**

Assumes  $R_{ZQ} = 240\Omega$ ; Entire operating temperature range after proper ZQ calibration

<b>R<sub>ON,nom</sub></b>	<b>Resistor</b>	<b>V<sub>OUT</sub></b>	<b>Min</b>	<b>Nom</b>	<b>Max</b>	<b>Unit</b>	<b>Notes</b>
48Ω	R <sub>ON34PD</sub>	$V_{OL(DC)} = 0.5 \times V_{DDQ}$	0.73	1.0	1.1	R <sub>ZQ</sub> /5	1, 2, 3
		$V_{OM(DC)} = 0.8 \times V_{DDQ}$	0.83	1.0	1.1	R <sub>ZQ</sub> /5	1, 2, 3
		$V_{OH(DC)} = 1.1 \times V_{DDQ}$	0.83	1.0	1.25	R <sub>ZQ</sub> /5	1, 2, 3
	R <sub>ON34PU</sub>	$V_{OL(DC)} = 0.5 \times V_{DDQ}$	0.9	1.0	1.25	R <sub>ZQ</sub> /5	1, 2, 3
		$V_{OM(DC)} = 0.8 \times V_{DDQ}$	0.9	1.0	1.1	R <sub>ZQ</sub> /5	1, 2, 3
		$V_{OH(DC)} = 1.1 \times V_{DDQ}$	0.8	1.0	1.1	R <sub>ZQ</sub> /5	1, 2, 3
Mismatch between DQ to DQ within byte variation pull-up, MM <sub>PUdd</sub>		$V_{OM(DC)} = 0.8 \times V_{DDQ}$	-10	–	10	%	1, 2, 3, 4, 5
Mismatch between DQ to DQ within byte variation pull-down, MM <sub>Pddd</sub>		$V_{OM(DC)} = 0.8 \times V_{DDQ}$	–	–	10	%	1, 2, 3, 4, 6, 7
Mismatch between pull-up and pull-down, MM <sub>PUPD</sub>		$V_{OM(DC)} = 0.8 \times V_{DDQ}$	–	–	16	%	1, 2, 3, 4, 6, 7

- Notes:
1. The tolerance limits are specified after calibration with stable voltage and temperature. For the behavior of the tolerance limits if temperature or voltage changes after calibration, see following section on voltage and temperature sensitivity.
  2. The tolerance limits are specified under the condition that  $V_{DDQ} = V_{DD}$  and that  $V_{SSQ} = V_{SS}$ .
  3. Micron recommends calibrating pull-down and pull-up output driver impedances at  $0.8 \times V_{DDQ}$ . Other calibration schemes may be used to achieve the linearity specification shown above; for example, calibration at  $0.5 \times V_{DDQ}$  and  $1.1 V_{DDQ}$ .
  4. DQ-to-DQ mismatch within byte variation for a given component including DQS\_t and DQS\_c (characterized).
  5. Measurement definition for mismatch between pull-up and pull-down, MM<sub>PUPD</sub>: Measure both R<sub>ONPU</sub> and R<sub>ONPD</sub> at  $0.8 \times V_{DDQ}$  separately; R<sub>ON,nom</sub> is the nominal R<sub>ON</sub> value:

$$MM_{PUPD} = \frac{R_{ONPU} - R_{ONPD}}{R_{ON,nom}} \times 100$$

6. R<sub>ON</sub> variance range ratio to R<sub>ON</sub> nominal value in a given component, including DQS\_t and DQS\_c:

$$MM_{PUDD} = \frac{R_{ONPU,max} - R_{ONPU,min}}{R_{ON,nom}} \times 100$$

$$MM_{PDSD} = \frac{R_{ONPD,max} - R_{ONPD,min}}{R_{ON,nom}} \times 100$$

7. The lower and upper bytes of a x16 are each treated on a per byte basis.
8. For IT and AT devices, the minimum values are derated by 9% when the device operates between -40°C and 0°C ( $T_C$ ).

## Output Driver Temperature and Voltage Sensitivity

If temperature and/or voltage change after calibration, the tolerance limits widen according to the equations and tables below.

$$\Delta T = T - T(@\text{calibration}); \Delta V = V_{DDQ} - V_{DDQ}(@ \text{calibration}); V_{DD} = V_{DDQ}$$

**Table 124: Output Driver Sensitivity Definitions**


Symbol	Min	Max	Unit
$R_{ONPU}@V_{OH(DC)}$	$0.6 - dR_{OND}TH \times  \Delta T  - dR_{OND}VH \times  \Delta V $	$1.1 - dR_{OND}TH \times  \Delta T  + dR_{OND}VH \times  \Delta V $	$R_{ZQ}/6$
$R_{ON}@V_{OM(DC)}$	$0.9 - dR_{OND}TM \times  \Delta T  - dR_{OND}VM \times  \Delta V $	$1.1 + dR_{OND}TM \times  \Delta T  + dR_{OND}VM \times  \Delta V $	$R_{ZQ}/6$
$R_{ONPD}@V_{OL(DC)}$	$0.6 - dR_{OND}TL \times  \Delta T  - dR_{OND}VL \times  \Delta V $	$1.1 + dR_{OND}TL \times  \Delta T  + dR_{OND}VL \times  \Delta V $	$R_{ZQ}/6$

**Table 125: Output Driver Voltage and Temperature Sensitivity**

Symbol	Voltage and Temperature Range		Unit
	Min	Max	
$dR_{OND}TM$	0	1.5	%/°C
$dR_{OND}VM$	0	0.15	%/mV
$dR_{OND}TL$	0	1.5	%/°C
$dR_{OND}VL$	0	0.15	%/mV
$dR_{OND}TH$	0	1.5	%/°C
$dR_{OND}VM$	0	0.15	%/mV

## Alert Driver

A functional representation of the alert output buffer is shown in the figure below. Output driver impedance,  $R_{ON}$ , is defined as follows.

**Figure 235: Alert Driver**


$R_{ONPD}$  when  $R_{ONPU}$  is off:

$$R_{ONPD} = \frac{V_{OUT}}{|I_{OUT}|}$$

**Table 126: Alert Driver Voltage**

<b><math>R_{ON,nom}</math></b>	<b>Register</b>	<b><math>V_{OUT}</math></b>	<b>Min</b>	<b>Nom</b>	<b>Max</b>	<b>Unit</b>
N/A	$R_{ONPD}$	$V_{OL(DC)} = 0.1 \times V_{DDQ}$	0.3	N/A	1.2	$R_{ZQ}/7$
		$V_{OM(DC)} = 0.8 \times V_{DDQ}$	0.4	N/A	1.12	$R_{ZQ}/7$
		$V_{OH(DC)} = 1.1 \times V_{DDQ}$	0.4	N/A	1.4	$R_{ZQ}/7$

Note: 1.  $V_{DDQ}$  voltage is at  $V_{DDQ(DC)}$ .

## Electrical Characteristics – On-Die Termination Characteristics

### ODT Levels and I-V Characteristics


On-die termination (ODT) effective resistance settings are defined and can be selected by any or all of the following options:

- MR1[10:8] ( $R_{TT(NOM)}$ ): Disable, 240 ohms, 120 ohms, 80 ohms, 60 ohms, 48 ohms, 40 ohms, and 34 ohms.
- MR2[11:9] ( $R_{TT(WR)}$ ): Disable, 240 ohms, 120 ohms, and 80 ohms.
- MR5[8:6] ( $R_{TT(Park)}$ ): Disable, 240 ohms, 120 ohms, 80 ohms, 60 ohms, 48 ohms, 40 ohms, and 34 ohms.

ODT is applied to the following inputs:

- x4: DQ, DM\_n, DQS\_t, and DQS\_c inputs.
- x8: DQ, DM\_n, DQS\_t, DQS\_c, TDQS\_t, and TDQS\_c inputs.
- x16: DQ, LDM\_n, UDM\_n, LDQS\_t, LDQS\_c, UDQS\_t, and UDQS\_c inputs.

A functional representation of ODT is shown in the figure below.

**Figure 236: ODT Definition of Voltages and Currents**

**Table 127: ODT DC Characteristics**

<b>R<sub>TT</sub></b>	<b>V<sub>OUT</sub></b>	<b>Min</b>	<b>Nom</b>	<b>Max</b>	<b>Unit</b>	<b>Notes</b>
240 ohm	$V_{OL(DC)} = 0.5 \times V_{DDQ}$	0.9	1	1.25	$R_{ZQ}$	1, 2, 3
	$V_{OM(DC)} = 0.8 \times V_{DDQ}$	0.9	1	1.1	$R_{ZQ}$	1, 2, 3
	$V_{OH(DC)} = 1.1 \times V_{DDQ}$	0.8	1	1.1	$R_{ZQ}$	1, 2, 3
120 ohm	$V_{OL(DC)} = 0.5 \times V_{DDQ}$	0.9	1	1.25	$R_{ZQ}/2$	1, 2, 3
	$V_{OM(DC)} = 0.8 \times V_{DDQ}$	0.9	1	1.1	$R_{ZQ}/2$	1, 2, 3
	$V_{OH(DC)} = 1.1 \times V_{DDQ}$	0.8	1	1.1	$R_{ZQ}/2$	1, 2, 3
80 ohm	$V_{OL(DC)} = 0.5 \times V_{DDQ}$	0.9	1	1.25	$R_{ZQ}/3$	1, 2, 3
	$V_{OM(DC)} = 0.8 \times V_{DDQ}$	0.9	1	1.1	$R_{ZQ}/3$	1, 2, 3
	$V_{OH(DC)} = 1.1 \times V_{DDQ}$	0.8	1	1.1	$R_{ZQ}/3$	1, 2, 3
60 ohm	$V_{OL(DC)} = 0.5 \times V_{DDQ}$	0.9	1	1.25	$R_{ZQ}/4$	1, 2, 3
	$V_{OM(DC)} = 0.8 \times V_{DDQ}$	0.9	1	1.1	$R_{ZQ}/4$	1, 2, 3
	$V_{OH(DC)} = 1.1 \times V_{DDQ}$	0.8	1	1.1	$R_{ZQ}/4$	1, 2, 3
48 ohm	$V_{OL(DC)} = 0.5 \times V_{DDQ}$	0.9	1	1.25	$R_{ZQ}/5$	1, 2, 3
	$V_{OM(DC)} = 0.8 \times V_{DDQ}$	0.9	1	1.1	$R_{ZQ}/5$	1, 2, 3
	$V_{OH(DC)} = 1.1 \times V_{DDQ}$	0.8	1	1.1	$R_{ZQ}/5$	1, 2, 3
40 ohm	$V_{OL(DC)} = 0.5 \times V_{DDQ}$	0.9	1	1.25	$R_{ZQ}/6$	1, 2, 3
	$V_{OM(DC)} = 0.8 \times V_{DDQ}$	0.9	1	1.1	$R_{ZQ}/6$	1, 2, 3
	$V_{OH(DC)} = 1.1 \times V_{DDQ}$	0.8	1	1.1	$R_{ZQ}/6$	1, 2, 3
34 ohm	$V_{OL(DC)} = 0.5 \times V_{DDQ}$	0.9	1	1.25	$R_{ZQ}/7$	1, 2, 3
	$V_{OM(DC)} = 0.8 \times V_{DDQ}$	0.9	1	1.1	$R_{ZQ}/7$	1, 2, 3
	$V_{OH(DC)} = 1.1 \times V_{DDQ}$	0.8	1	1.1	$R_{ZQ}/7$	1, 2, 3
DQ-to-DQ mismatch within byte	$V_{OM(DC)} = 0.8 \times V_{DDQ}$	0	–	10	%	1, 2, 4, 5, 6

Notes:

1. The tolerance limits are specified after calibration to 240 ohm  $\pm 1\%$  resistor with stable voltage and temperature. For the behavior of the tolerance limits if temperature or voltage changes after calibration, see ODT Temperature and Voltage Sensitivity.

2. Micron recommends calibrating pull-up ODT resistors at  $0.8 \times V_{DDQ}$ . Other calibration schemes may be used to achieve the linearity specification shown here.
3. The tolerance limits are specified under the condition that  $V_{DDQ} = V_{DD}$  and  $V_{SSQ} = V_{SS}$ .
4. The DQ-to-DQ mismatch within byte variation for a given component including DQS\_t and DQS\_c.
5.  $R_{TT}$  variance range ratio to  $R_{TT}$  nominal value in a given component, including DQS\_t and DQS\_c.

$$\text{DQ-to-DQ mismatch} = \frac{R_{TT(\text{MAX})} - R_{TT(\text{MIN})}}{R_{TT(\text{NOM})}} \times 100$$

6. DQ-to-DQ mismatch for a x16 device is treated as two separate bytes.
7. For IT, AT, and UT devices, the minimum values are derated by 9% when the device operates between  $-40^{\circ}\text{C}$  and  $0^{\circ}\text{C}$  (TC).

## ODT Temperature and Voltage Sensitivity

If temperature and/or voltage change after calibration, the tolerance limits widen according to the following equations and tables.

$$\Delta T = T - T(@ \text{calibration}); \Delta V = V_{DDQ} - V_{DDQ}(@ \text{calibration}); V_{DD} = V_{DDQ}$$

**Table 128: ODT Sensitivity Definitions**

Parameter	Min	Max	Unit
$R_{TT@}$	$0.9 - dR_{TT}dT \times  \Delta T  - dR_{TT}dV \times  \Delta V $	$1.6 + dR_{TT}dT \times  \Delta T  + dR_{TT}dVH \times  \Delta V $	$R_{ZQ}/n$


**Table 129: ODT Voltage and Temperature Sensitivity**

Parameter	Min	Max	Unit
$dR_{TT}dT$	0	1.5	%/ $^{\circ}\text{C}$
$dR_{TT}dV$	0	0.15	%/mV

## ODT Timing Definitions

The reference load for ODT timings is different than the reference load used for timing measurements.

**Figure 237: ODT Timing Reference Load**



ODT Timing Definitions and Waveforms

Definitions for  $t_{ADC}$ ,  $t_{AONAS}$ , and  $t_{AOFAS}$  are provided in the Table 130 (page 303) and shown in Figure 238 (page 304) and Figure 240 (page 305). Measurement reference settings are provided in the subsequent Table 131 (page 303).

The  $t_{ADC}$  for the dynamic ODT case and read disable ODT cases are represented by  $t_{ADC}$  of Direct ODT Control case.



**Table 130: ODT Timing Definitions**

Parameter	Begin Point Definition	End Point Definition	Figure
$t_{ADC}$	Rising edge of CK_t, CK_c defined by the end point of DODTLooff	Extrapolated point at $V_{RTT,nom}$	Figure 238 (page 304)
	Rising edge of CK_t, CK_c defined by the end point of DODTLon	Extrapolated point at $V_{SSQ}$	Figure 238 (page 304)
	Rising edge of CK_t, CK_c defined by the end point of ODTLcnw	Extrapolated point at $V_{RTT,nom}$	Figure 239 (page 304)
	Rising edge of CK_t, CK_c defined by the end point of ODTLcwn4 or ODTLcwn8	Extrapolated point at $V_{SSQ}$	Figure 239 (page 304)
$t_{AONAS}$	Rising edge of CK_t, CK_c with ODT being first registered HIGH	Extrapolated point at $V_{SSQ}$	Figure 240 (page 305)
$t_{AOFAS}$	Rising edge of CK_t, CK_c with ODT being first registered LOW	Extrapolated point at $V_{RTT,nom}$	Figure 240 (page 305)


**Table 131: Reference Settings for ODT Timing Measurements**

Measure Parameter	$R_{TT(Park)}$	$R_{TT(NOM)}$	$R_{TT(WR)}$	<b>VSW1</b>	<b>VSW2</b>	<b>Note</b>
$t_{ADC}$	Disable	$R_{ZQ}/7$ (34Ω)	–	0.20V	0.40V	1, 2, 4
	–	$R_{ZQ}/7$ (34Ω)	High-Z	0.20V	0.40V	1, 3, 5
$t_{AONAS}$	Disable	$R_{ZQ}/7$ (34Ω)	–	0.20V	0.40V	1, 2, 6
$t_{AOFAS}$	Disable	$R_{ZQ}/7$ (34Ω)	–	0.20V	0.40V	1, 2, 6

- Notes:
1. MR settings are as follows: MR1 has A10 = 1, A9 = 1, A8 = 1 for  $R_{TT(NOM)}$  setting; MR5 has A8 = 0, A7 = 0, A6 = 0 for  $R_{TT(Park)}$  setting; and MR2 has A11 = 0, A10 = 1, A9 = 1 for  $R_{TT(WR)}$  setting.
  2. ODT state change is controlled by ODT pin.
  3. ODT state change is controlled by a WRITE command.
  4. Refer to Figure 238 (page 304).
  5. Refer to Figure 239 (page 304).
  6. Refer to Figure 240 (page 305).

**Figure 238:  $t_{ADC}$  Definition with Direct ODT Control**

**Figure 239:  $t_{ADC}$  Definition with Dynamic ODT Control**


**Figure 240:  $t_{AOFAS}$  and  $t_{AONAS}$  Definitions**



## DRAM Package Electrical Specifications

**Table 132: DRAM Package Electrical Specifications for x4 and x8 Devices**

Parameter		Symbol	1600/1866/2133/ 2400/2666		2933		3200		Unit	Notes
			Min	Max	Min	Max	Min	Max		
Input/ output	Zpkg	$Z_{IO}$	45	85	48	85	48	85	ohm	1, 2, 4
	Package delay	$Td_{IO}$	14	42	14	40	14	40	ps	1, 3, 4
	Lpkg	$L_{IO}$	—	3.3	—	3.3	—	3.3	nH	10
	Cpkg	$C_{IO}$	—	0.78	—	0.78	—	0.78	pF	11
DQS_t, DQS_c	Zpkg	$Z_{IO DQS}$	45	85	48	85	48	85	ohm	1, 2
	Package delay	$Td_{IO DQS}$	14	42	14	40	14	40	ps	1, 3
	Delta Zpkg	$DZ_{IO DQS}$	—	10	—	10	—	10	ohm	1, 2, 6
	Delta delay	$DTd_{IO DQS}$	—	5	—	5	—	5	ps	1, 3, 6
	Lpkg	$L_{IO DQS}$	—	3.3	—	3.3	—	3.3	nH	10
	Cpkg	$C_{IO DQS}$	—	0.78	—	0.78	—	0.78	pF	11
Input CTRL pins	Zpkg	$Z_I CTRL$	50	90	50	90	50	90	ohm	1, 2, 8
	Package delay	$Td_I CTRL$	14	42	14	40	14	40	ps	1, 3, 8
	Lpkg	$L_I CTRL$	—	3.4	—	3.4	—	3.4	nH	10
	Cpkg	$C_I CTRL$	—	0.7	—	0.7	—	0.7	pF	11
Input CMD ADD pins	Zpkg	$Z_I ADD CMD$	50	90	50	90	50	90	ohm	1, 2, 7
	Package delay	$Td_I ADD CMD$	14	45	14	40	14	40	ps	1, 3, 7
	Lpkg	$L_I ADD CMD$	—	3.6	—	3.6	—	3.6	nH	10
	Cpkg	$C_I ADD CMD$	—	0.74	—	0.74	—	0.74	pF	11
CK_t, CK_c	Zpkg	$Z_{CK}$	50	90	50	90	50	90	ohm	1, 2
	Package delay	$Td_{CK}$	14	42	14	42	14	42	ps	1, 3
	Delta Zpkg	$DZ_{CK}$	—	10	—	10	—	10	ohm	1, 2, 5
	Delta delay	$DTd_{CK}$	—	5	—	5	—	5	ps	1, 3, 5
	Lpkg	$L_{CK}$	—	3.4	—	3.4	—	3.4	nH	10
	Cpkg	$C_{CK}$	—	0.7	—	0.7	—	0.7	pF	11
ZQ Zpkg		$Z_O ZQ$	—	100	—	100	—	100	ohm	1, 2
ZQ delay		$Td_O ZQ$	20	55	20	55	20	55	ps	1, 3
ALERT Zpkg		$Z_O ALERT$	40	100	40	100	40	100	ohm	1, 2
ALERT delay		$Td_O ALERT$	20	55	20	55	20	55	ps	1, 3

- Notes:
1. The package parasitic (L and C) are validated using package only samples. The capacitance is measured with  $V_{DD}$ ,  $V_{DDQ}$ ,  $V_{SS}$ , and  $V_{SSQ}$  shorted with all other signal pins floating. The inductance is measured with  $V_{DD}$ ,  $V_{DDQ}$ ,  $V_{SS}$ , and  $V_{SSQ}$  shorted and all other signal pins shorted at the die, not pin, side.
  2. Package-only impedance (Zpkg) is calculated based on the Lpkg and Cpkg total for a given pin where:  $Z_{pkg} (\text{total per pin}) = \sqrt{L_{pkg} \times C_{pkg}}$ .
  3. Package-only delay (Tdpkg) is calculated based on Lpkg and Cpkg total for a given pin where:  $Td_{pkg} (\text{total per pin}) = \sqrt{L_{pkg} \times C_{pkg}}$ .
  4.  $Z_{IO}$  and  $Td_{IO}$  apply to DQ, DM, TDQS\_t and TDQS\_c.

5. Absolute value of ZCK\_t, ZCK\_c for impedance (Z) or absolute value of TdCK\_t, TdCK\_c for delay (Td).
6. Absolute value of ZIO (DQS\_t), ZIO (DQS\_c) for impedance (Z) or absolute value of TDIO (DQS\_t), TDIO (DQS\_c) for delay (Td).
7.  $Z_{I\ ADD\ CMD}$  and  $Td_{I\ ADD\ CMD}$  apply to A[17:0], BA[1:0], BG[1:0], RAS\_n CAS\_n, and WE\_n.
8.  $Z_{I\ CTRL}$  and  $Td_{I\ CTRL}$  apply to ODT, CS\_n, and CKE.
9. Package implementations will meet specification if the Zpkg and package delay fall within the ranges shown, and the maximum Lpkg and Cpkg do not exceed the maximum values shown.
10. It is assumed that Lpkg can be approximated as  $L_{pkg} = Z_O \times Td$ .
11. It is assumed that Cpkg can be approximated as  $C_{pkg} = Td/Z_O$ .

**Table 133: DRAM Package Electrical Specifications for x16 Devices**

Parameter	Symbol	1600/1866/2133/ 2400/2666		2933		3200		Unit	Notes	
		Min	Max	Min	Max	Min	Max			
Input/ output	Zpkg	$Z_{IO}$	45	85	45	85	45	85	ohm	1, 2, 4
	Package delay	$Td_{IO}$	14	45	14	45	14	45	ps	1, 3, 4
	Lpkg	$L_{IO}$	—	3.4	—	3.4	—	3.4	nH	11
	Cpkg	$C_{IO}$	—	0.82	—	0.82	—	0.82	pF	11
LDQS_t/ LDQS_c/ UDQS_t/ UDQS_c	Zpkg	$Z_{IO\ DQS}$	45	85	45	85	45	85	ohm	1, 2
	Package delay	$Td_{IO\ DQS}$	14	45	14	45	14	45	ps	1, 3
	Lpkg	$L_{IO\ DQS}$	—	3.4	—	3.4	—	3.4	nH	11
	Cpkg	$C_{IO\ DQS}$	—	0.82	—	0.82	—	0.82	pF	11
LDQS_t/ LDQS_c, UDQS_t/ UDQS_c,	Delta Zpkg	$DZ_{IO\ DQS}$	—	10	—	10	—	10	ohm	1, 2, 6
	Delta delay	$DTd_{IO\ DQS}$	—	5	—	5	—	5	ps	1, 3, 6
Input CTRL pins	Zpkg	$Z_{I\ CTRL}$	50	90	50	90	50	90	ohm	1, 2, 8
	Package delay	$Td_{I\ CTRL}$	14	42	14	42	14	42	ps	1, 3, 8
	Lpkg	$L_{I\ CTRL}$	—	3.4	—	3.4	—	3.4	nH	11
	Cpkg	$C_{I\ CTRL}$	—	0.7	—	0.7	—	0.7	pF	11
Input CMD ADD pins	Zpkg	$Z_{I\ ADD\ CMD}$	50	90	50	90	50	90	ohm	1, 2, 7
	Package delay	$Td_{I\ ADD\ CMD}$	14	52	14	52	14	52	ps	1, 3, 7
	Lpkg	$L_{I\ ADD\ CMD}$	—	3.9	—	3.9	—	3.9	nH	11
	Cpkg	$C_{I\ ADD\ CMD}$	—	0.86	—	0.86	—	0.86	pF	11
CK_t, CK_c	Zpkg	$Z_{CK}$	50	90	50	90	50	90	ohm	1, 2
	Package delay	$Td_{CK}$	14	42	14	42	14	42	ps	1, 3
	Delta Zpkg	$DZ_{CK}$	—	10	—	10	—	10	ohm	1, 2, 5
	Delta delay	$DTd_{CK}$	—	5	—	5	—	5	ps	1, 3, 5
Input CLK	Lpkg	$L_{I\ CLK}$	—	3.4	—	3.4	—	3.4	nH	11
	Cpkg	$C_{I\ CLK}$	—	0.7	—	0.7	—	0.7	pF	11
ZQ Zpkg		$Z_O\ zq$	—	100	—	100	—	100	ohm	1, 2
ZQ delay		$Td_O\ zq$	20	90	20	90	20	90	ps	1, 3

**Table 133: DRAM Package Electrical Specifications for x16 Devices (Continued)**

Parameter	Symbol	1600/1866/2133/ 2400/2666		2933		3200		Unit	Notes
		Min	Max	Min	Max	Min	Max		
ALERT Zpkg	$Z_O$ ALERT	40	100	40	100	40	100	ohm	1, 2
ALERT delay	$Td_O$ ALERT	20	55	20	55	20	55	ps	1, 3

Notes:

1. The package parasitic (L and C) are validated using package only samples. The capacitance is measured with  $V_{DD}$ ,  $V_{DDQ}$ ,  $V_{SS}$ , and  $V_{SSQ}$  shorted with all other signal pins floating. The inductance is measured with  $V_{DD}$ ,  $V_{DDQ}$ ,  $V_{SS}$ , and  $V_{SSQ}$  shorted and all other signal pins shorted at the die, not pin, side.
2. Package-only impedance ( $Z_{pkg}$ ) is calculated based on the  $L_{pkg}$  and  $C_{pkg}$  total for a given pin where:  $Z_{pkg}$  (total per pin) =  $\sqrt{L_{pkg}/C_{pkg}}$ .
3. Package-only delay ( $T_{pkg}$ ) is calculated based on  $L_{pkg}$  and  $C_{pkg}$  total for a given pin where:  $T_{dpkg}$  (total per pin) =  $\sqrt{L_{pkg} \times C_{pkg}}$ .
4.  $Z_{IO}$  and  $Td_{IO}$  apply to DQ, DM, TDQS\_t and TDQS\_c.
5. Absolute value of  $Z_{CK\_t}$ ,  $Z_{CK\_c}$  for impedance (Z) or absolute value of  $Td_{CK\_t}$ ,  $Td_{CK\_c}$  for delay (Td).
6. Absolute value of  $Z_{IO}$  (DQS\_t),  $Z_{IO}$  (DQS\_c) for impedance (Z) or absolute value of  $Td_{IO}$  (DQS\_t),  $Td_{IO}$  (DQS\_c) for delay (Td).
7.  $Z_{I\_ADD\ CMD}$  and  $Td_{I\_ADD\ CMD}$  apply to A[17:0], BA[1:0], BG[1:0], RAS\_n CAS\_n, and WE\_n.
8.  $Z_{I\_CTRL}$  and  $Td_{I\_CTRL}$  apply to ODT, CS\_n, and CKE.
9. Package implementations will meet specification if the  $Z_{pkg}$  and package delay fall within the ranges shown, and the maximum  $L_{pkg}$  and  $C_{pkg}$  do not exceed the maximum values shown.
10. It is assumed that  $L_{pkg}$  can be approximated as  $L_{pkg} = Z_O \times Td$ .
11. It is assumed that  $C_{pkg}$  can be approximated as  $C_{pkg} = Td/Z_O$ .

**Table 134: Pad Input/Output Capacitance**

Parameter	Symbol	DDR4-1600, 1866, 2133		DDR4-2400, 2666		DDR4-2933		DDR4-3200		Unit	Notes
		Min	Max	Min	Max	Min	Max	Min	Max		
Input/output capacitance: DQ, DM, DQS_t, DQS_c, TDQS_t, TDQS_c	C <sub>IO</sub>	0.55	1.4	0.55	1.15	0.55	1.00	0.55	1.00	pF	1, 2, 3
Input capacitance: CK_t and CK_c	C <sub>CK</sub>	0.2	0.8	0.2	0.7	0.2	0.7	0.2	0.7	pF	2, 3
Input capacitance delta: CK_t and CK_c	C <sub>DCK</sub>	0	0.05	0	0.05	0	0.05	0	0.05	pF	2, 3, 6
Input/output capacitance delta: DQS_t and DQS_c	C <sub>DDQS</sub>	0	0.05	0	0.05	0	0.05	0	0.05	pF	2, 3, 5
Input capacitance: CTRL, ADD, CMD input-only pins	C <sub>I</sub>	0.2	0.8	0.2	0.7	0.2	0.6	0.2	0.55	pF	2, 3, 4
Input capacitance delta: All CTRL input-only pins	C <sub>DI_CTRL</sub>	-0.1	0.1	-0.1	0.1	-0.1	0.1	-0.1	0.1	pF	2, 3, 8, 9
Input capacitance delta: All ADD/CMD input-only pins	C <sub>DI_ADD_CM D</sub>	-0.1	0.1	-0.1	0.1	-0.1	0.1	-0.1	0.1	pF	1, 2, 10, 11
Input/output capacitance delta: DQ, DM, DQS_t, DQS_c, TDQS_t, TDQS_c	C <sub>DIO</sub>	-0.1	0.1	-0.1	0.1	-0.1	0.1	-0.1	0.1	pF	1, 2, 3, 4
Input/output capacitance: ALERT pin	C <sub>ALERT</sub>	0.5	1.5	0.5	1.5	0.5	1.5	0.5	1.5	pF	2, 3
Input/output capacitance: ZQ pin	C <sub>ZQ</sub>	-	2.3	-	2.3	-	2.3	-	2.3	pF	2, 3, 12
Input/output capacitance: TEN pin	C <sub>TEN</sub>	0.2	2.3	0.2	2.3	0.2	2.3	0.2	2.3	pF	2, 3, 13

- Notes:
1. Although the DM, TDQS\_t, and TDQS\_c pins have different functions, the loading matches DQ and DQS.
  2. This parameter is not subject to a production test; it is verified by design and characterization. The capacitance is measured according to the JEP147 specification, "Procedure for Measuring Input Capacitance Using a Vector Network Analyzer (VNA)," with V<sub>DD</sub>, V<sub>DDQ</sub>, V<sub>SS</sub>, and V<sub>SSQ</sub> applied and all other pins floating (except the pin under test, CKE, RESET\_n and ODT, as necessary). V<sub>DD</sub> = V<sub>DDQ</sub> = 1.5V, V<sub>Bias</sub> = V<sub>DD</sub>/2 and on-die termination off. Measured data is rounded using industry standard half-rounded up methodology to the nearest hundredth of the MSB.
  3. This parameter applies to monolithic die, obtained by de-embedding the package L and C parasitics.
  4. C<sub>DIO</sub> = C<sub>IO</sub>(DQ, DM) - 0.5 × (C<sub>IO</sub>(DQS\_t) + C<sub>IO</sub>(DQS\_c)).
  5. Absolute value of C<sub>IO</sub> (DQS\_t), C<sub>IO</sub> (DQS\_c)
  6. Absolute value of C<sub>CK\_t</sub>, C<sub>CK\_c</sub>
  7. C<sub>I</sub> applies to ODT, CS\_n, CKE, A[17:0], BA[1:0], BG[1:0], RAS\_n, CAS\_n, ACT\_n, PAR and WE\_n.
  8. C<sub>DI\_CTRL</sub> applies to ODT, CS\_n, and CKE.
  9. C<sub>DI\_CTRL</sub> = C<sub>I</sub>(CTRL) - 0.5 × (C<sub>I</sub>(CLK\_t) + C<sub>I</sub>(CLK\_c)).

10.  $C_{DI\_ADD\_CMD}$  applies to A[17:0], BA1:0], BG[1:0], RAS\_n, CAS\_n, ACT\_n, PAR and WE\_n.
11.  $C_{DI\_ADD\_CMD} = C_l(ADD\_CMD) - 0.5 \times (C_l(CLK\_t) + C_l(CLK\_c))$ .
12. Maximum external load capacitance on ZQ pin: 5pF.
13. Only applicable if TEN pin does not have an internal pull-up.


## Thermal Characteristics

**Table 135: Thermal Characteristics**

Parameter/Condition		Value	Units	Symbol	Notes
Operating case temperature: Commercial		0 to +85	°C	T <sub>C</sub>	1, 2, 3
		0 to +95	°C	T <sub>C</sub>	1, 2, 3, 4
Operating case temperature: Industrial		-40 to +85	°C	T <sub>C</sub>	1, 2, 3
		-40 to +95	°C	T <sub>C</sub>	1, 2, 3, 4
Operating case temperature: Automotive		-40 to +85	°C	T <sub>C</sub>	1, 2, 3
		-40 to +105	°C	T <sub>C</sub>	1, 2, 3, 4
REV A	78-ball "HX"	Junction-to-case (TOP)	4.4	°C/W	ΘJC
		Junction-to-board	12.7	°C/W	ΘJB
	96-ball "HA"	Junction-to-case (TOP)	3.6	°C/W	ΘJC
		Junction-to-board	12.0	°C/W	ΘJB
REV B	78-ball "RH"	Junction-to-case (TOP)	7.7	°C/W	ΘJC
		Junction-to-board	20.9	°C/W	ΘJB
	96-ball "GE"	Junction-to-case (TOP)	5.0	°C/W	ΘJC
		Junction-to-board	19.0	°C/W	ΘJB
REV C	78-ball	Junction-to-case (TOP)	TBD	°C/W	ΘJC
		Junction-to-board	TBD	°C/W	ΘJB
	96-ball	Junction-to-case (TOP)	TBD	°C/W	ΘJC
		Junction-to-board	TBD	°C/W	ΘJB

- Notes:
1. MAX operating case temperature. T<sub>C</sub> is measured in the center of the package.
  2. A thermal solution must be designed to ensure the DRAM device does not exceed the maximum T<sub>C</sub> during operation.
  3. Device functionality is not guaranteed if the DRAM device exceeds the maximum T<sub>C</sub> during operation.
  4. If T<sub>C</sub> exceeds 85°C, the DRAM must be refreshed externally at 2x refresh, which is a 3.9μs interval refresh rate.
  5. The thermal resistance data is based off of a number of samples from multiple lots and should be viewed as a typical number.

**Figure 241: Thermal Measurement Point**



## Current Specifications – Measurement Conditions

### I<sub>DD</sub>, I<sub>PP</sub>, and I<sub>DDQ</sub> Measurement Conditions

I<sub>DD</sub>, I<sub>PP</sub>, and I<sub>DDQ</sub> measurement conditions, such as test load and patterns, are defined in this section.

- I<sub>DD</sub> currents (I<sub>DD0</sub>, I<sub>DD1</sub>, I<sub>DD2N</sub>, I<sub>DD2NT</sub>, I<sub>DD2P</sub>, I<sub>DD2Q</sub>, I<sub>DD3N</sub>, I<sub>DD3P</sub>, I<sub>DD4R</sub>, I<sub>DD4W</sub>, I<sub>DD5R</sub>, I<sub>DD6N</sub>, I<sub>DD6E</sub>, I<sub>DD6R</sub>, I<sub>DD7</sub>, and I<sub>DD8</sub>) are measured as time-averaged currents with all V<sub>DD</sub> balls of the device under test grouped together. I<sub>PP</sub> and I<sub>DDQ</sub> currents are not included in I<sub>DD</sub> currents.
- I<sub>PP</sub> currents are I<sub>PPSB</sub> for standby cases (I<sub>DD2N</sub>, I<sub>DD2NT</sub>, I<sub>DD2P</sub>, I<sub>DD2Q</sub>, I<sub>DD3N</sub>, I<sub>DD3P</sub>, I<sub>DD8</sub>); I<sub>PP0</sub> for active cases (I<sub>DD0</sub>, I<sub>DD1</sub>, I<sub>DD4R</sub>, I<sub>DD4W</sub>); I<sub>PP5R</sub> and I<sub>PP6N</sub> for self refresh cases (I<sub>DD6N</sub>, I<sub>DD6E</sub>, I<sub>DD6R</sub>), and I<sub>PP7</sub>. These have the same definitions as the I<sub>DD</sub> currents referenced but are measured on the V<sub>PP</sub> supply.
- I<sub>DDQ</sub> currents (I<sub>DDQ2NT</sub>) are measured as time-averaged currents with V<sub>DDQ</sub> balls of the device under test grouped together. I<sub>DD</sub> current is not included in I<sub>DDQ</sub> currents.

**Note:** I<sub>DDQ</sub> values cannot be directly used to calculate the I/O power of the device. They can be used to support correlation of simulated I/O power to actual I/O power. In DRAM module application, I<sub>DDQ</sub> cannot be measured separately because V<sub>DD</sub> and V<sub>DDQ</sub> are using a merged-power layer in the module PCB.


The following definitions apply for I<sub>DD</sub>, I<sub>DDP</sub> and I<sub>DDQ</sub> measurements.

- “0” and “LOW” are defined as V<sub>IN</sub> ≤ V<sub>IL(AC)max</sub>
- “1” and “HIGH” are defined as V<sub>IN</sub> ≥ V<sub>IH(AC)min</sub>
- “Midlevel” is defined as inputs V<sub>REF</sub> = V<sub>DD</sub>/2
- Timings used for I<sub>DD</sub>, I<sub>DDP</sub> and I<sub>DDQ</sub> measurement-loop patterns are provided in the Current Test Definition and Patterns section.
- Basic I<sub>DD</sub>, I<sub>PP</sub>, and I<sub>DDQ</sub> measurement conditions are described in the Current Test Definition and Patterns section.


- Detailed  $I_{DD}$ ,  $I_{PP}$ , and  $I_{DDQ}$  measurement-loop patterns are described in the Current Test Definition and Patterns section.
- Current measurements are done after properly initializing the device. This includes, but is not limited to, setting:  
 $R_{ON} = R_{ZQ}/7$  (34 ohm in MR1);  
 $Qoff = 0B$  (output buffer enabled in MR1);  
 $R_{TT(NOM)} = R_{ZQ}/6$  (40 ohm in MR1);  
 $R_{TT(WR)} = R_{ZQ}/2$  (120 ohm in MR2);  
 $R_{TT(Park)} = \text{disabled}$ ;  
TDQS feature disabled in MR1; CRC disabled in MR2; CA parity feature disabled in MR3; Gear-down mode disabled in MR3; Read/Write DBI disabled in MR5; DM disabled in MR5
- Define  $D = \{CS_n, RAS_n, CAS_n, WE_n\} := \{\text{HIGH}, \text{LOW}, \text{LOW}, \text{LOW}\}$ ; apply BG/BA changes when directed.
- Define  $D_n = \{CS_n, RAS_n, CAS_n, WE_n\} := \{\text{HIGH}, \text{HIGH}, \text{HIGH}, \text{HIGH}\}$ ; apply invert of BG/BA changes when directed above.

**Note:** The measurement-loop patterns must be executed at least once before actual current measurements can be taken.

**Figure 242: Measurement Setup and Test Load for  $I_{DDx}$ ,  $I_{DDPx}$ , and  $I_{DDQx}$**



**Figure 243: Correlation: Simulated Channel I/O Power to Actual Channel I/O Power**



Note: 1. Supported by I<sub>DDQ</sub> measurement.

## I<sub>DD</sub> Definitions

**Table 136: Basic I<sub>DD</sub>, I<sub>PP</sub>, and I<sub>DDQ</sub> Measurement Conditions**

Symbol	Description
I <sub>DD0</sub>	<b>Operating One Bank Active-Precharge Current (AL = 0)</b> CKE: HIGH; External clock: On; t <sub>CK</sub> , nRC, nRAS, CL: see the previous table; BL: 8; <sup>1</sup> AL: 0; CS_n: HIGH between ACT and PRE; Command, address, bank group address, bank address inputs: partially toggling according to the next table; Data I/O: V <sub>DDQ</sub> ; DM_n: stable at 0; Bank activity: cycling with one bank active at a time: 0, 0, 1, 1, 2, 2, ... (see the I <sub>DD0</sub> Measurement-Loop Pattern table); Output buffer and R <sub>TT</sub> : enabled in mode registers; <sup>2</sup> ODT signal: stable at 0; Pattern details: see the I <sub>DD0</sub> Measurement-Loop Pattern table
I <sub>PP0</sub>	<b>Operating One Bank Active-Precharge I<sub>PP</sub> Current (AL = 0)</b> Same conditions as I <sub>DD0</sub> above
I <sub>DD1</sub>	<b>Operating One Bank Active-Read-Precharge Current (AL = 0)</b> CKE: HIGH; External clock: on; t <sub>CK</sub> , nRC, nRAS, nRCD, CL: see the previous table; BL: 8; <sup>1, 5</sup> AL: 0; CS_n: HIGH between ACT, RD, and PRE; Command, address, bank group address, bank address inputs, Data I/O: partially toggling according to the I <sub>DD1</sub> Measurement-Loop Pattern table; DM_n: stable at 0; Bank activity: cycling with one bank active at a time: 0, 0, 1, 1, 2, 2, ... (see the following table); Output buffer and R <sub>TT</sub> : enabled in mode registers; <sup>2</sup> ODT Signal: stable at 0; Pattern details: see the I <sub>DD1</sub> Measurement-Loop Pattern table
I <sub>DD2N</sub>	<b>Precharge Standby Current (AL = 0)</b> CKE: HIGH; External clock: On; t <sub>CK</sub> , CL: see the previous table; BL: 8; <sup>1</sup> AL: 0; CS_n: stable at 1; Command, address, bank group address, bank address Inputs: partially toggling according to the I <sub>DD2N</sub> and I <sub>DD3N</sub> Measurement-Loop Pattern table; Data I/O: V <sub>DDQ</sub> ; DM_n: stable at 1; Bank activity: all banks closed; Output buffer and R <sub>TT</sub> : enabled in mode registers; <sup>2</sup> ODT signal: stable at 0; Pattern details: see the I <sub>DD2N</sub> and I <sub>DD3N</sub> Measurement-Loop Pattern table

**Table 136: Basic  $I_{DD}$ ,  $I_{PP}$ , and  $I_{DDQ}$  Measurement Conditions (Continued)**

Symbol	Description
$I_{DD2NT}$	<b>Precharge Standby ODT Current</b> CKE: HIGH; External clock: on; $t_{CK}$ , CL: see the previous table; BL: 8; <sup>1</sup> AL: 0; CS_n: stable at 1; Command, address, bank group address, bank address inputs: partially toggling according to the $I_{DD2NT}$ and $I_{DDQ2NT}$ Measurement-Loop Pattern table; Data I/O: $V_{SSO}$ ; DM_n: stable at 1; Bank activity: all banks closed; Output buffer and $R_{TT}$ : enabled in mode registers; <sup>2</sup> ODT signal: toggling according to the $I_{DD2NT}$ and $I_{DDQ2NT}$ Measurement-Loop Pattern table; Pattern details: see the $I_{DD2NT}$ and $I_{DDQ2NT}$ Measurement-Loop Pattern table
$I_{DDQ2NT}$	<b>Precharge Standby ODT <math>I_{DDQ}</math> Current</b> Has the same definition as $I_{DD2NT}$ above, with the exception of measuring $I_{DDQ}$ current instead of $I_{DD}$ current
$I_{DD2P}$	<b>Precharge Power-Down Current</b> CKE: LOW; External clock: on; $t_{CK}$ , CL: see the previous table; BL: 8; <sup>1</sup> AL: 0; CS_n: stable at 1; Command, address, bank group address, bank address inputs: stable at 0; Data I/O: $V_{DDQ}$ ; DM_n: stable at 1; Bank activity: all banks closed; Output buffer and $R_{TT}$ : Enabled in mode registers; <sup>2</sup> ODT signal: stable at 0
$I_{DD2Q}$	<b>Precharge Quiet Standby Current</b> CKE: HIGH; External clock: on; $t_{CK}$ , CL: see the previous table; BL: 8; <sup>1</sup> AL: 0; CS_n: stable at 1; Command, address, bank group address, bank address inputs: stable at 0; Data I/O: $V_{DDQ}$ ; DM_n: stable at 1; Bank activity: all banks closed; Output buffer and $R_{TT}$ : Enabled in mode registers; <sup>2</sup> ODT signal: stable at 0
$I_{DD3N}$	<b>Active Standby Current (AL = 0)</b> CKE: HIGH; External clock: on; $t_{CK}$ , CL: see the previous table; BL: 8; <sup>1</sup> AL: 0; CS_n: stable at 1; Command, address, bank group address, bank address inputs: partially toggling according to the $I_{DD2N}$ and $I_{DD3N}$ Measurement-Loop Pattern table; Data I/O: $V_{DDQ}$ ; DM_n: stable at 1; Bank activity: all banks open; Output buffer and $R_{TT}$ : Enabled in mode registers; <sup>2</sup> ODT signal: stable at 0; Pattern details: see the $I_{DD2N}$ and $I_{DD3N}$ Measurement-Loop Pattern table
$I_{PPSB}$	<b>Active Standby <math>I_{PPSB}</math> Current (AL = 0)</b> Same conditions as $I_{DD3N}$ above
$I_{DD3P}$	<b>Active Power-Down Current (AL = 0)</b> CKE: LOW; External clock: on; $t_{CK}$ , CL: see the previous table; BL: 8; <sup>1</sup> AL: 0; CS_n: stable at 1; Command, address, bank group address, bank address inputs: stable at 1; Data I/O: $V_{DDQ}$ ; DM_n: stable at 1; Bank activity: all banks open; Output buffer and $R_{TT}$ : Enabled in mode registers; <sup>2</sup> ODT signal: stable at 0
$I_{DD4R}$	<b>Operating Burst Read Current (AL = 0)</b> CKE: HIGH; External clock: on; $t_{CK}$ , CL: see the previous table; BL: 8; <sup>15</sup> AL: 0; CS_n: HIGH between RD; Command, address, bank group address, bank address inputs: partially toggling according to the $I_{DD4R}$ Measurement-Loop Pattern table; Data I/O: seamless read data burst with different data between one burst and the next one according to the $I_{DD4R}$ Measurement-Loop Pattern table; DM_n: stable at 1; Bank activity: all banks open, RD commands cycling through banks: 0, 0, 1, 1, 2, 2, ... (see the $I_{DD4R}$ Measurement-Loop Pattern table); Output buffer and $R_{TT}$ : Enabled in mode registers; <sup>2</sup> ODT signal: stable at 0; Pattern details: see the $I_{DD4R}$ Measurement-Loop Pattern table
$I_{DD4W}$	<b>Operating Burst Write Current (AL = 0)</b> CKE: HIGH; External clock: on; $t_{CK}$ , CL: see the previous table; BL: 8; <sup>1</sup> AL: 0; CS_n: HIGH between WR; Command, address, bank group address, bank address inputs: partially toggling according to the $I_{DD4W}$ Measurement-Loop Pattern table; Data I/O: seamless write data burst with different data between one burst and the next one according to the $I_{DD4W}$ Measurement-Loop Pattern table; DM: stable at 0; Bank activity: all banks open, WR commands cycling through banks: 0, 0, 1, 1, 2, 2, ... (see $I_{DD4W}$ Measurement-Loop Pattern table); Output buffer and $R_{TT}$ : enabled in mode registers (see note2); ODT signal: stable at HIGH; Pattern details: see the $I_{DD4W}$ Measurement-Loop Pattern table

**Table 136: Basic I<sub>DD</sub>, I<sub>PP</sub>, and I<sub>DDQ</sub> Measurement Conditions (Continued)**

Symbol	Description
I <sub>DD5R</sub>	<b>Burst Refresh Current (1X REF)</b> CKE: HIGH; External clock: on; $t_{CK}$ , CL, nREFI: see the previous table; BL: 8; <sup>1</sup> AL: 0; CS_n: HIGH between REF; Command, address, bank group address, bank address inputs: partially toggling according to the I <sub>DD5R</sub> Measurement-Loop Pattern table; Data I/O: V <sub>DDQ</sub> ; DM_n: stable at 1; Bank activity: REF command every nREFI (see the I <sub>DD5R</sub> Measurement-Loop Pattern table); Output buffer and R <sub>TT</sub> : enabled in mode registers <sup>2</sup> ; ODT signal: stable at 0; Pattern details: see the I <sub>DD5R</sub> Measurement-Loop Pattern table
I <sub>PP5R</sub>	<b>Burst Refresh Current (1X REF)</b> Same conditions as I <sub>DD5R</sub> above
I <sub>DD6N</sub>	<b>Self Refresh Current: Normal Temperature Range</b> $T_C$ : 0–85°C; Auto self refresh (ASR): disabled; <sup>3</sup> Self refresh temperature range (SRT): normal; <sup>4</sup> CKE: LOW; External clock: off; CK_t and CK_c: LOW; CL: see the table above; BL: 8; <sup>1</sup> AL: 0; CS_n, command, address, bank group address, bank address, data I/O: V <sub>DDQ</sub> ; DM_n: stable at 1; Bank activity: SELF REFRESH operation; Output buffer and R <sub>TT</sub> : enabled in mode registers; <sup>2</sup> ODT signal: midlevel
I <sub>PP6N</sub>	<b>Self Refresh I<sub>PP</sub> Current: Normal Temperature Range</b> Same conditions as I <sub>DD6N</sub> above
I <sub>DD6E</sub>	<b>Self Refresh Current: Extended Temperature Range</b> <sup>4</sup> $T_C$ : 0–95°C; Auto self refresh (ASR): disabled <sup>4</sup> ; Self refresh temperature range (SRT): extended; <sup>4</sup> CKE: LOW; External clock: off; CK_t and CK_c: LOW; CL: see the previous table; BL: 8; <sup>1</sup> AL: 0; CS_n, command, address, group bank address, bank address, data I/O: V <sub>DDQ</sub> ; DM_n: stable at 1; Bank activity: EXTENDED TEMPERATURE SELF REFRESH operation; Output buffer and R <sub>TT</sub> : enabled in mode registers; <sup>2</sup> ODT signal: midlevel
I <sub>DD6R</sub>	<b>Self Refresh Current: Reduced Temperature Range</b> $T_C$ : 0–45°C; Auto self refresh (ASR): disabled; Self refresh temperature range (SRT): reduced; <sup>4</sup> CKE: LOW; External clock: off; CK_t and CK_c: LOW; CL: see the previous table; BL: 8; <sup>1</sup> AL: 0; CS_n, command, address, bank group address, bank address, data I/O: V <sub>DDQ</sub> ; DM_n: stable at 1; Bank activity: EXTENDED TEMPERATURE SELF REFRESH operation; Output buffer and R <sub>TT</sub> : enabled in mode registers; <sup>2</sup> ODT signal: midlevel
I <sub>DD7</sub>	<b>Operating Bank Interleave Read Current</b> CKE: HIGH; External clock: on; $t_{CK}$ , nRC, nRAS, nRCD, nRRD, nFAW, CL: see the previous table; BL: 8; <sup>15</sup> AL: CL - 1; CS_n: HIGH between ACT and RDA; Command, address, group bank address, bank address inputs: partially toggling according to the I <sub>DD7</sub> Measurement-Loop Pattern table; Data I/O: read data bursts with different data between one burst and the next one according to the I <sub>DD7</sub> Measurement-Loop Pattern table; DM: stable at 1; Bank activity: two times interleaved cycling through banks (0, 1, ...7) with different addressing, see the I <sub>DD7</sub> Measurement-Loop Pattern table; Output buffer and R <sub>TT</sub> : enabled in mode registers; <sup>2</sup> ODT signal: stable at 0; Pattern details: see the I <sub>DD7</sub> Measurement-Loop Pattern table
I <sub>PP7</sub>	<b>Operating Bank Interleave Read I<sub>PP</sub> Current</b> Same conditions as I <sub>DD7</sub> above
I <sub>DD8</sub>	<b>Maximum Power Down Current</b> Place DRAM in MPSM then CKE: HIGH; External clock: on; $t_{CK}$ , CL: see the previous table; BL: 8; <sup>1</sup> AL: 0; CS_n: stable at 1; Command, address, bank group address, bank address inputs: stable at 0; Data I/O: V <sub>DDQ</sub> ; DM_n: stable at 1; Bank activity: all banks closed; Output buffer and R <sub>TT</sub> : Enabled in mode registers; <sup>2</sup> ODT signal: stable at 0

- Notes:
1. Burst length: BL8 fixed by MRS: set MRO[1:0] 00.
  2. Output buffer enable: set MR1[12] 0 (output buffer enabled); set MR1[2:1] 00 ( $R_{ON} = R_{ZQ}/7$ ); R<sub>TT(NOM)</sub> enable: set MR1[10:8] 011 ( $R_{ZQ}/6$ ); R<sub>TT(WR)</sub> enable: set MR2[11:9] 001 ( $R_{ZQ}/2$ ), and R<sub>TT(Park)</sub> enable: set MR5[8:6] 000 (disabled).
  3. Auto self refresh (ASR): set MR2[6] 0 to disable or MR2[6] 1 to enable feature.



## 4Gb: x4, x8, x16 DDR4 SDRAM Current Specifications – Measurement Conditions

4. Self refresh temperature range (SRT): set MR2[7] 0 for normal or MR2[7] 1 for extended temperature range.
5. READ burst type: Nibble sequential, set MR0[3] 0.

## Current Specifications – Patterns and Test Conditions

### Current Test Definitions and Patterns

**Table 137:  $I_{DD0}$  and  $I_{PP0}$  Measurement-Loop Pattern<sup>1</sup>**

<b>CK_t, CK_c</b>	<b>CKE</b>	<b>Sub-Loop</b>	<b>Cycle Number</b>	<b>Command</b>	<b>CS_n</b>	<b>ACT_n</b>	<b>RAS_n/A16</b>	<b>CAS_n/A15</b>	<b>WE_n/A14</b>	<b>ODT</b>	<b>BG[1:0]<sup>2</sup></b>	<b>BA[1:0]</b>	<b>A12/BC_n</b>	<b>A[17,13,11]</b>	<b>A[10]/AP</b>	<b>A[9:7]</b>	<b>A[6:3]</b>	<b>A[2:0]</b>	<b>Data<sup>3</sup></b>
Toggle Static High	0	0	ACT	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	–
		1, 2	D, D	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	–
		3, 4	D_n, D_n	1	1	1	1	1	0	3	3	0	0	0	7	F	0	–	
		...	Repeat pattern 1...4 until nRAS - 1; truncate if necessary																
		nRAS	PRE	0	1	0	1	0	0	0	0	0	0	0	0	0	0	0	–
		...	Repeat pattern 1...4 until nRC - 1; truncate if necessary																
		1	1 × nRC	Repeat sub-loop 0, use BG[1:0] = 1, use BA[1:0] = 1 instead															
		2	2 × nRC	Repeat sub-loop 0, use BG[1:0] = 0, use BA[1:0] = 2 instead															
		3	3 × nRC	Repeat sub-loop 0, use BG[1:0] = 1, use BA[1:0] = 3 instead															
		4	4 × nRC	Repeat sub-loop 0, use BG[1:0] = 0, use BA[1:0] = 1 instead															
		5	5 × nRC	Repeat sub-loop 0, use BG[1:0] = 1, use BA[1:0] = 2 instead															
		6	6 × nRC	Repeat sub-loop 0, use BG[1:0] = 0, use BA[1:0] = 3 instead															
		7	7 × nRC	Repeat sub-loop 0, use BG[1:0] = 1, use BA[1:0] = 0 instead															
		8	8 × nRC	Repeat sub-loop 0, use BG[1:0] = 2, use BA[1:0] = 0 instead <sup>4</sup>															
		9	9 × nRC	Repeat sub-loop 0, use BG[1:0] = 3, use BA[1:0] = 1 instead <sup>4</sup>															
		10	10 × nRC	Repeat sub-loop 0, use BG[1:0] = 2, use BA[1:0] = 2 instead <sup>4</sup>															
		11	11 × nRC	Repeat sub-loop 0, use BG[1:0] = 3, use BA[1:0] = 3 instead <sup>4</sup>															
		12	12 × nRC	Repeat sub-loop 0, use BG[1:0] = 2, use BA[1:0] = 1 instead <sup>4</sup>															
		13	13 × nRC	Repeat sub-loop 0, use BG[1:0] = 3, use BA[1:0] = 2 instead <sup>4</sup>															
		14	14 × nRC	Repeat sub-loop 0, use BG[1:0] = 2, use BA[1:0] = 3 instead <sup>4</sup>															
		15	15 × nRC	Repeat sub-loop 0, use BG[1:0] = 3, use BA[1:0] = 0 instead <sup>4</sup>															

- Notes:
1. DQS\_t, DQS\_c are  $V_{DDQ}$ .
  2. BG1 is a "Don't Care" for x16 devices.
  3. DQ signals are  $V_{DDQ}$ .
  4. For x4 and x8 only.

**Table 138: I<sub>DD1</sub> Measurement – Loop Pattern<sup>1</sup>**

CK_c, CK_t, CKE Sub-Loop	Cycle Number	Command	CS_n	ACT_n	RAS_n/A16	CAS_n/A15	WE_n/A14	ODT	BG[1:0] <sup>2</sup>	BA[1:0]	A12/BC_n	A[17,13,11]	A[10]/AP	A[9:7]	A[6:3]	A[2:0]	Data <sup>3</sup>
Toggling Static High	0	0	ACT	0 0 0	0 0 0	0 0 0	0 0 0	0 0 0	0 0 0	0 0 0	0 0 0	0 0 0	0 0 0	0 0 0	0 0 0	0 0 0	–
		1, 2	D, D	1 0 0	0 0 0	0 0 0	0 0 0	0 0 0	0 0 0	0 0 0	0 0 0	0 0 0	0 0 0	0 0 0	0 0 0	0 0 0	–
		3, 4	D_n, D_n	1 1 1	1 1 1	1 1 1	1 0 0	3 3 0	0 0 0	0 0 0	0 0 0	0 0 0	0 0 0	0 0 0	7 F 0	–	
		...	Repeat pattern 1...4 until nRCD - AL - 1; truncate if necessary														
		nRCD - AL	RD	0 1 1	0 1 0	1 0 1	0 0 0	0 0 0	0 0 0	0 0 0	0 0 0	0 0 0	0 0 0	0 0 0	0 0 0	0 0 0	D0 = 00, D1 = FF, D2 = FF, D3 = 00, D4 = FF, D5 = 00, D5 = 00, D7 = FF
		...	Repeat pattern 1...4 until nRAS - 1; truncate if necessary														
		nRAS	PRE	0 1 0	0 1 0	0 0 0	0 0 0	0 0 0	0 0 0	0 0 0	0 0 0	0 0 0	0 0 0	0 0 0	0 0 0	0 0 0	
		...	Repeat pattern 1...4 until nRC - 1; truncate if necessary														
	1	1 × nRC + 0	ACT	0 0 0	0 1 1	1 1 0	0 1 1	1 1 0	0 0 0	0 0 0	0 0 0	0 0 0	0 0 0	0 0 0	0 0 0	0 0 0	–
		1 × nRC + 1, 2	D, D	1 0 0	0 0 0	0 0 0	0 0 0	0 0 0	0 0 0	0 0 0	0 0 0	0 0 0	0 0 0	0 0 0	0 0 0	0 0 0	–
		1 × nRC + 3, 4	D_n, D_n	1 1 1	1 1 1	1 1 1	0 0 0	3 3 0	0 0 0	0 0 0	0 0 0	0 0 0	0 0 0	0 0 0	7 F 0	–	
		...	Repeat pattern nRC + 1...4 until 1 × nRC + nRAS - 1; truncate if necessary														
		1 × nRC + nRCD - AL	RD	0 1 1	0 1 0	1 0 1	0 0 0	1 1 1	1 1 0	0 0 0	0 0 0	0 0 0	0 0 0	0 0 0	0 0 0	0 0 0	D0 = FF, D1 = 00, D2 = 00, D3 = FF, D4 = 00, D5 = FF, D5 = FF, D7 = 00
		...	Repeat pattern 1...4 until nRAS - 1; truncate if necessary														
		1 × nRC + nRAS	PRE	0 1 0	0 1 0	0 0 0	1 0 0	1 1 1	1 1 0	0 0 0	0 0 0	0 0 0	0 0 0	0 0 0	0 0 0	0 0 0	
		...	Repeat pattern nRC + 1...4 until 2 × nRC - 1; truncate if necessary														
	2	2 × nRC	Repeat sub-loop 0, use BG[1:0] = 0, use BA[1:0] = 2 instead														
	3	3 × nRC	Repeat sub-loop 0, use BG[1:0] = 1, use BA[1:0] = 3 instead														
	4	4 × nRC	Repeat sub-loop 0, use BG[1:0] = 0, use BA[1:0] = 1 instead														
	5	5 × nRC	Repeat sub-loop 0, use BG[1:0] = 1, use BA[1:0] = 2 instead														
	6	6 × nRC	Repeat sub-loop 0, use BG[1:0] = 0, use BA[1:0] = 3 instead														
	7	7 × nRC	Repeat sub-loop 0, use BG[1:0] = 1, use BA[1:0] = 0 instead														
	8	9 × nRC	Repeat sub-loop 0, use BG[1:0] = 2, use BA[1:0] = 0 instead <sup>4</sup>														
	9	10 × nRC	Repeat sub-loop 0, use BG[1:0] = 3, use BA[1:0] = 1 instead <sup>4</sup>														
	10	11 × nRC	Repeat sub-loop 0, use BG[1:0] = 2, use BA[1:0] = 2 instead <sup>4</sup>														
	11	12 × nRC	Repeat sub-loop 0, use BG[1:0] = 3, use BA[1:0] = 3 instead <sup>4</sup>														
	12	13 × nRC	Repeat sub-loop 0, use BG[1:0] = 2, use BA[1:0] = 1 instead <sup>4</sup>														
	13	14 × nRC	Repeat sub-loop 0, use BG[1:0] = 3, use BA[1:0] = 2 instead <sup>4</sup>														
	14	15 × nRC	Repeat sub-loop 0, use BG[1:0] = 2, use BA[1:0] = 3 instead <sup>4</sup>														
	15	16 × nRC	Repeat sub-loop 0, use BG[1:0] = 3, use BA[1:0] = 0 instead <sup>4</sup>														

Notes: 1. DQS\_t, DQS\_c are V<sub>DDQ</sub> when not toggling.

2. BG1 is a "Don't Care" for x16 devices.
3. DQ signals are  $V_{DDQ}$  except when burst sequence drives each DQ signal by a READ command.
4. For x4 and x8 only.

**Table 139:  $I_{DD2N}$ ,  $I_{DD3N}$ , and  $I_{PP3P}$  Measurement – Loop Pattern<sup>1</sup>**

<b>CK_c, CK_t<sub>r</sub></b>	<b>CKE</b>	<b>Sub-Loop</b>	<b>Cycle Number</b>	<b>Command</b>	<b>CS_n</b>	<b>ACT_n</b>	<b>RAS_n/A16</b>	<b>CAS_n/A15</b>	<b>WE_n/A14</b>	<b>ODT</b>	<b>BG[1:0]<sup>2</sup></b>	<b>BA[1:0]</b>	<b>A12/BC_n</b>	<b>A[17,13,11]</b>	<b>A[10]/AP</b>	<b>A[9:7]</b>	<b>A[6:3]</b>	<b>A[2:0]</b>	<b>Data<sup>3</sup></b>
Toggling Static High	0	0	D	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	–
		1	D	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	–
		2	D_n	1	1	1	1	1	1	0	3	3	0	0	0	7	F	0	–
		3	D_n	1	1	1	1	1	1	0	3	3	0	0	0	7	F	0	–
	1	4–7	Repeat sub-loop 0, use BG[1:0] = 1, use BA[1:0] = 1 instead																
	2	8–11	Repeat sub-loop 0, use BG[1:0] = 0, use BA[1:0] = 2 instead																
	3	12–15	Repeat sub-loop 0, use BG[1:0] = 1, use BA[1:0] = 3 instead																
	4	16–19	Repeat sub-loop 0, use BG[1:0] = 0, use BA[1:0] = 1 instead																
	5	20–23	Repeat sub-loop 0, use BG[1:0] = 1, use BA[1:0] = 2 instead																
	6	24–27	Repeat sub-loop 0, use BG[1:0] = 0, use BA[1:0] = 3 instead																
	7	28–31	Repeat sub-loop 0, use BG[1:0] = 1, use BA[1:0] = 0 instead																
	8	32–35	Repeat sub-loop 0, use BG[1:0] = 2, use BA[1:0] = 0 instead <sup>4</sup>																
	9	36–39	Repeat sub-loop 0, use BG[1:0] = 3, use BA[1:0] = 1 instead <sup>4</sup>																
	10	40–43	Repeat sub-loop 0, use BG[1:0] = 2, use BA[1:0] = 2 instead <sup>4</sup>																
	11	44–47	Repeat sub-loop 0, use BG[1:0] = 3, use BA[1:0] = 3 instead <sup>4</sup>																
	12	48–51	Repeat sub-loop 0, use BG[1:0] = 2, use BA[1:0] = 1 instead <sup>4</sup>																
	13	52–55	Repeat sub-loop 0, use BG[1:0] = 3, use BA[1:0] = 2 instead <sup>4</sup>																
	14	56–59	Repeat sub-loop 0, use BG[1:0] = 2, use BA[1:0] = 3 instead <sup>4</sup>																
	15	60–63	Repeat sub-loop 0, use BG[1:0] = 3, use BA[1:0] = 0 instead <sup>4</sup>																

- Notes:
1. DQS\_t, DQS\_c are  $V_{DDQ}$ .
  2. BG1 is a "Don't Care" for x16 devices.
  3. DQ signals are  $V_{DDQ}$ .
  4. For x4 and x8 only.

**Table 140: I<sub>DD2NT</sub> and I<sub>DDQ2NT</sub> Measurement – Loop Pattern<sup>1</sup>**

CK_c, CK_t,	CKE	Sub-Loop	Cycle Number	Command	CS_n	ACT_n	RAS_n/A16	CAS_n/A15	WE_n/A14	ODT	BG[1:0] <sup>2</sup>	BA[1:0]	A12/BC_n	A[17,13,11]	A[10]/AP	A[9:7]	A[6:3]	A[2:0]	Data <sup>3</sup>
Toggling Static High		0	0	D	1	0	0	0	0	0	0	0	0	0	0	0	0	0	–
			1	D	1	0	0	0	0	0	0	0	0	0	0	0	0	0	–
			2	D_n	1	1	1	1	1	0	3	3	0	0	0	7	F	0	–
			3	D_n	1	1	1	1	1	0	3	3	0	0	0	7	F	0	–
		1	4–7	Repeat sub-loop 0 with ODT = 1, use BG[1:0] = 1, use BA[1:0] = 1 instead															
			8–11	Repeat sub-loop 0 with ODT = 0, use BG[1:0] = 0, use BA[1:0] = 2 instead															
			12–15	Repeat sub-loop 0 with ODT = 1, use BG[1:0] = 1, use BA[1:0] = 3 instead															
			16–19	Repeat sub-loop 0 with ODT = 0, use BG[1:0] = 0, use BA[1:0] = 1 instead															
			20–23	Repeat sub-loop 0 with ODT = 1, use BG[1:0] = 1, use BA[1:0] = 2 instead															
			24–27	Repeat sub-loop 0 with ODT = 0, use BG[1:0] = 0, use BA[1:0] = 3 instead															
			28–31	Repeat sub-loop 0 with ODT = 1, use BG[1:0] = 1, use BA[1:0] = 0 instead															
			32–35	Repeat sub-loop 0 with ODT = 0, use BG[1:0] = 2, use BA[1:0] = 0 instead <sup>4</sup>															
			36–39	Repeat sub-loop 0 with ODT = 1, use BG[1:0] = 3, use BA[1:0] = 1 instead <sup>4</sup>															
			40–43	Repeat sub-loop 0 with ODT = 0, use BG[1:0] = 2, use BA[1:0] = 2 instead <sup>4</sup>															
			44–47	Repeat sub-loop 0 with ODT = 1, use BG[1:0] = 3, use BA[1:0] = 3 instead <sup>4</sup>															
			48–51	Repeat sub-loop 0 with ODT = 0, use BG[1:0] = 2, use BA[1:0] = 1 instead <sup>4</sup>															
			52–55	Repeat sub-loop 0 with ODT = 1, use BG[1:0] = 3, use BA[1:0] = 2 instead <sup>4</sup>															
			56–59	Repeat sub-loop 0 with ODT = 0, use BG[1:0] = 2, use BA[1:0] = 3 instead <sup>4</sup>															
			60–63	Repeat sub-loop 0 with ODT = 1, use BG[1:0] = 3, use BA[1:0] = 0 instead <sup>4</sup>															

- Notes:
1. DQS\_t, DQS\_c are V<sub>SSQ</sub>.
  2. BG1 is a "Don't Care" for x16 devices.
  3. DQ signals are V<sub>SSQ</sub>.
  4. For x4 and x8 only.

**Table 141: I<sub>DD4R</sub> Measurement – Loop Pattern<sup>1</sup>**

CK_c, CK_t, CKE	Sub-Loop	Cycle Number	Command	CS_n	ACT_n	RAS_n/A16	CAS_n/A15	WE_n/A14	ODT	BG[1:0] <sup>2</sup>	BA[1:0]	A12/BC_n	A[17,13,11]	A[10]/AP	A[9:7]	A[6:3]	A[2:0]	Data <sup>3</sup>
Toggling Static High	0	0	RD	0	1	1	0	1	0	0	0	0	0	0	0	0	0	D0 = 00, D1 = FF, D2 = FF, D3 = 00, D4 = FF, D5 = 00, D5 = 00, D7 = FF
		1	D	1	0	0	0	0	0	0	0	0	0	0	0	0	0	
		2, 3	D_n, D_n	1	1	1	1	1	0	3	3	0	0	0	7	F	0	
	1	4	RD	0	1	1	0	1	0	1	1	0	0	0	7	F	0	D0 = FF, D1 = 00
		5	D	1	0	0	0	0	0	0	0	0	0	0	0	0	0	D2 = 00, D3 = FF
		6, 7	D_n, D_n	1	1	1	1	1	0	3	3	0	0	0	7	F	0	D4 = 00, D5 = FF D5 = FF, D7 = 00
	2	8–11	Repeat sub-loop 0, use BG[1:0] = 0, use BA[1:0] = 2 instead															
	3	12–15	Repeat sub-loop 1, use BG[1:0] = 1, use BA[1:0] = 3 instead															
	4	16–19	Repeat sub-loop 0, use BG[1:0] = 0, use BA[1:0] = 1 instead															
	5	20–23	Repeat sub-loop 1, use BG[1:0] = 1, use BA[1:0] = 2 instead															
	6	24–27	Repeat sub-loop 0, use BG[1:0] = 0, use BA[1:0] = 3 instead															
	7	28–31	Repeat sub-loop 1, use BG[1:0] = 1, use BA[1:0] = 0 instead															
	8	32–35	Repeat sub-loop 0, use BG[1:0] = 2, use BA[1:0] = 0 instead <sup>4</sup>															
	9	36–39	Repeat sub-loop 1, use BG[1:0] = 3, use BA[1:0] = 1 instead <sup>4</sup>															
	10	40–43	Repeat sub-loop 0, use BG[1:0] = 2, use BA[1:0] = 2 instead <sup>4</sup>															
	11	44–47	Repeat sub-loop 1, use BG[1:0] = 3, use BA[1:0] = 3 instead <sup>4</sup>															
	12	48–51	Repeat sub-loop 0, use BG[1:0] = 2, use BA[1:0] = 1 instead <sup>4</sup>															
	13	52–55	Repeat sub-loop 1, use BG[1:0] = 3, use BA[1:0] = 2 instead <sup>4</sup>															
	14	56–59	Repeat sub-loop 0, use BG[1:0] = 2, use BA[1:0] = 3 instead <sup>4</sup>															
	15	60–63	Repeat sub-loop 1, use BG[1:0] = 3, use BA[1:0] = 0 instead <sup>4</sup>															

- Notes:
1. DQS\_t, DQS\_c are V<sub>DDQ</sub> when not toggling.
  2. BG1 is a "Don't Care" for x16 devices.
  3. Burst sequence driven on each DQ signal by a READ command. Outside burst operation, DQ signals are V<sub>DDQ</sub>.
  4. For x4 and x8 only.

**Table 142: I<sub>DD4W</sub> Measurement – Loop Pattern<sup>1</sup>**

CK_c, CK_t,	CKE	Sub-Loop	Cycle Number	Com-mand	CS_n	ACT_n	RAS_n/A1	CAS_n/A1	WE_n/A14	ODT	BG[1:0] <sup>2</sup>	BA[1:0]	A12/BC_n	A[17,13,1 1]	A[10]/AP	A[9:7]	A[6:3]	A[2:0]	Data <sup>3</sup>
Toggling  Static High	0	0	WR	0	1	1	0	0	0	1	0	0	0	0	0	0	0	D0 = 00, D1 = FF, D2 = FF, D3 = 00, D4 = FF, D5 = 00, D5 = 00, D7 = FF	
		1	D	1	0	0	0	0	0	1	0	0	0	0	0	0	0	D2 = FF, D3 = 00, D4 = FF, D5 = 00, D5 = 00, D7 = FF	
		2, 3	D_n, D_n	1	1	1	1	0	1	3	3	0	0	0	7	F	0	D4 = FF, D5 = 00, D5 = 00, D7 = FF	
	1	4	WR	0	1	1	0	0	0	1	1	1	0	0	0	7	F	0	D0 = FF, D1 = 00 D2 = 00, D3 = FF
		5	D	1	0	0	0	0	0	1	0	0	0	0	0	0	0	0	D4 = 00, D5 = FF D5 = FF, D7 = 00
		6, 7	D_n, D_n	1	1	1	1	0	1	3	3	0	0	0	7	F	0		
	2	8–11	Repeat sub-loop 0, use BG[1:0] = 0, use BA[1:0] = 2 instead																
	3	12–15	Repeat sub-loop 1, use BG[1:0] = 1, use BA[1:0] = 3 instead																
	4	16–19	Repeat sub-loop 0, use BG[1:0] = 0, use BA[1:0] = 1 instead																
	5	20–23	Repeat sub-loop 1, use BG[1:0] = 1, use BA[1:0] = 2 instead																
	6	24–27	Repeat sub-loop 0, use BG[1:0] = 0, use BA[1:0] = 3 instead																
	7	28–31	Repeat sub-loop 1, use BG[1:0] = 1, use BA[1:0] = 0 instead																
	8	32–35	Repeat sub-loop 0, use BG[1:0] = 2, use BA[1:0] = 0 instead <sup>4</sup>																
	9	36–39	Repeat sub-loop 1, use BG[1:0] = 3, use BA[1:0] = 1 instead <sup>4</sup>																
	10	40–43	Repeat sub-loop 0, use BG[1:0] = 2, use BA[1:0] = 2 instead <sup>4</sup>																
	11	44–47	Repeat sub-loop 1, use BG[1:0] = 3, use BA[1:0] = 3 instead <sup>4</sup>																
	12	48–51	Repeat sub-loop 0, use BG[1:0] = 2, use BA[1:0] = 1 instead <sup>4</sup>																
	13	52–55	Repeat sub-loop 1, use BG[1:0] = 3, use BA[1:0] = 2 instead <sup>4</sup>																
	14	56–59	Repeat sub-loop 0, use BG[1:0] = 2, use BA[1:0] = 3 instead <sup>4</sup>																
	15	60–63	Repeat sub-loop 1, use BG[1:0] = 3, use BA[1:0] = 0 instead <sup>4</sup>																

- Notes:
1. DQS\_t, DQS\_c are V<sub>DDQ</sub> when not toggling.
  2. BG1 is a "Don't Care" for x16 devices.
  3. Burst sequence driven on each DQ signal by WRITE command. Outside burst operation, DQ signals are V<sub>DDQ</sub>.
  4. For x4 and x8 only.

**Table 143:  $I_{DD4Wc}$  Measurement – Loop Pattern<sup>1</sup>**

<b>CK_c, CK_t,</b>	<b>CKE</b>	<b>Sub-Loop</b>	<b>Cycle Number</b>	<b>Command</b>	<b>CS_n</b>	<b>ACT_n</b>	<b>RAS_n/A16</b>	<b>CAS_n/A15</b>	<b>WE_n/A14</b>	<b>ODT</b>	<b>BG[1:0]<sup>3</sup></b>	<b>BA[1:0]</b>	<b>A12/BC_n</b>	<b>A[17,13,11]</b>	<b>A[10]/AP</b>	<b>A[9:7]</b>	<b>A[6:3]</b>	<b>A[2:0]</b>	<b>Data<sup>4</sup></b>
Toggling Static High		0	0	WR	0	1	1	0	0	1	0	0	0	0	0	0	0	D0 = 00, D1 = FF, D2 = FF, D3 = 00, D4 = FF, D5 = 00, D8 = CRC	
			1, 2	D, D	1	0	0	0	0	1	0	0	0	0	0	0	0	D2 = FF, D3 = 00,	
			3, 4	D_n, D_n	1	1	1	1	0	1	3	3	0	0	0	7	F	D4 = FF, D5 = 00, D8 = CRC	
		1	5	WR	0	1	1	0	0	1	1	1	0	0	0	7	F	D0 = FF, D1 = 00,	
			6, 7	D, D	1	0	0	0	0	1	0	0	0	0	0	0	0	D2 = 00, D3 = FF,	
			8, 9	D_n, D_n	1	1	1	1	0	1	3	3	0	0	0	7	F	D4 = 00, D5 = FF, D5 = FF, D7 = 00 D8 = CRC	
		2	10–14	Repeat sub-loop 0, use BG[1:0] = 0, use BA[1:0] = 2 instead															
		3	15–19	Repeat sub-loop 1, use BG[1:0] = 1, use BA[1:0] = 3 instead															
		4	20–24	Repeat sub-loop 0, use BG[1:0] = 0, use BA[1:0] = 1 instead															
		5	25–29	Repeat sub-loop 1, use BG[1:0] = 1, use BA[1:0] = 2 instead															
		6	30–34	Repeat sub-loop 0, use BG[1:0] = 0, use BA[1:0] = 3 instead															
		7	35–39	Repeat sub-loop 1, use BG[1:0] = 1, use BA[1:0] = 0 instead															
		8	40–44	Repeat sub-loop 0, use BG[1:0] = 2, use BA[1:0] = 0 instead <sup>4</sup>															
		9	45–49	Repeat sub-loop 1, use BG[1:0] = 3, use BA[1:0] = 1 instead <sup>4</sup>															
		10	50–54	Repeat sub-loop 0, use BG[1:0] = 2, use BA[1:0] = 2 instead <sup>4</sup>															
		11	55–59	Repeat sub-loop 1, use BG[1:0] = 3, use BA[1:0] = 3 instead <sup>4</sup>															
		12	60–64	Repeat sub-loop 0, use BG[1:0] = 2, use BA[1:0] = 1 instead <sup>4</sup>															
		13	65–69	Repeat sub-loop 1, use BG[1:0] = 3, use BA[1:0] = 2 instead <sup>4</sup>															
		14	70–74	Repeat sub-loop 0, use BG[1:0] = 2, use BA[1:0] = 3 instead <sup>4</sup>															
		15	75–79	Repeat sub-loop 1, use BG[1:0] = 3, use BA[1:0] = 0 instead <sup>4</sup>															

- Notes:
1. Pattern provided for reference only.
  2. DQS\_t, DQS\_c are  $V_{DDQ}$  when not toggling.
  3. BG1 is a "Don't Care" for x16 devices.
  4. Burst sequence driven on each DQ signal by WRITE command. Outside burst operation, DQ signals are  $V_{DDQ}$ .
  5. For x4 and x8 only.

**Table 144: I<sub>DD5R</sub> Measurement – Loop Pattern<sup>1</sup>**

CK_c, CK_t,	CKE	Sub-Loop	Cycle Number	Command	CS_n	ACT_n	RAS_n/A16	CAS_n/A15	WE_n/A14	ODT	BG[1:0] <sup>2</sup>	BA[1:0]	A12/BC_n	A[17,13,11]	A[10]/AP	A[9:7]	A[6:3]	A[2:0]	Data <sup>3</sup>
			0	REF	0	1	0	0	1	0	0	0	0	0	0	0	0	0	–
			1	D	1	0	0	0	0	0	0	0	0	0	0	0	0	0	–
			2	D	1	0	0	0	0	0	0	0	0	0	0	0	0	0	–
			3	D_n	1	1	1	1	1	0	3	3	0	0	0	7	F	0	–
			4	D_n	1	1	1	1	1	0	3	3	0	0	0	7	F	0	–
			5–8																Repeat pattern 1...4, use BG[1:0] = 1, use BA[1:0] = 1 instead
			9–12																Repeat pattern 1...4, use BG[1:0] = 0, use BA[1:0] = 2 instead
			13–16																Repeat pattern 1...4, use BG[1:0] = 1, use BA[1:0] = 3 instead
			17–20																Repeat pattern 1...4, use BG[1:0] = 0, use BA[1:0] = 1 instead
			21–24																Repeat pattern 1...4, use BG[1:0] = 1, use BA[1:0] = 2 instead
			25–28																Repeat pattern 1...4, use BG[1:0] = 0, use BA[1:0] = 3 instead
			29–32																Repeat pattern 1...4, use BG[1:0] = 1, use BA[1:0] = 0 instead
			33–36																Repeat pattern 1...4, use BG[1:0] = 2, use BA[1:0] = 0 instead <sup>4</sup>
			37–40																Repeat pattern 1...4, use BG[1:0] = 3, use BA[1:0] = 1 instead <sup>4</sup>
			41–44																Repeat pattern 1...4, use BG[1:0] = 2, use BA[1:0] = 2 instead <sup>4</sup>
			45–48																Repeat pattern 1...4, use BG[1:0] = 3, use BA[1:0] = 3 instead <sup>4</sup>
			49–52																Repeat pattern 1...4, use BG[1:0] = 2, use BA[1:0] = 1 instead <sup>4</sup>
			53–56																Repeat pattern 1...4, use BG[1:0] = 3, use BA[1:0] = 2 instead <sup>4</sup>
			57–60																Repeat pattern 1...4, use BG[1:0] = 2, use BA[1:0] = 3 instead <sup>4</sup>
			61–64																Repeat pattern 1...4, use BG[1:0] = 3, use BA[1:0] = 0 instead <sup>4</sup>
		2	65...nREFI - 1																Repeat sub-loop 1; truncate if necessary

- Notes:
1. DQS\_t, DQS\_c are V<sub>DDQ</sub>.
  2. BG1 is a "Don't Care" for x16 devices.
  3. DQ signals are V<sub>DDQ</sub>.
  4. For x4 and x8 only.

**Table 145: I<sub>DD7</sub> Measurement – Loop Pattern<sup>1</sup>**

CK_t, CK_c	CKE	Sub-Loop	Cycle Number	Command	CS_n	ACT_n	RAS_n/A16	CAS_n/A15	WE_n/A14	ODT	BG[1:0] <sup>2</sup>	BA[1:0]	A12/BC_n	A[17,13,11]	A[10]/AP	A[9:7]	A[6:3]	A[2:0]	Data <sup>3</sup>
Toggling Static High	0	0	0	ACT	0	0	0	0	0	0	0	0	0	0	0	0	0	0	–
		1	1	RDA	0	1	1	0	1	0	0	0	0	0	1	0	0	0	
		2	D	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	–
		3	D_n	1	1	1	1	1	0	3	3	0	0	0	0	7	F	0	–
		...	Repeat pattern 2...3 until nRRD - 1, if nRRD > 4. Truncate if necessary																
	1	nRRD	ACT	0	0	0	0	0	0	1	1	0	0	0	0	0	0	0	–
		nRRD+1	RDA	0	1	1	0	1	0	1	1	1	0	0	1	0	0	0	
		...	Repeat pattern 2...3 until 2 × nRRD - 1, if nRRD > 4. Truncate if necessary																
	2	2 × nRRD	Repeat sub-loop 0, use BG[1:0] = 0, use BA[1:0] = 2 instead																
	3	3 × nRRD	Repeat sub-loop 1, use BG[1:0] = 1, use BA[1:0] = 3 instead																
	4	4 × nRRD	Repeat pattern 2...3 until nFAW - 1, if nFAW > 4 × nRRD. Truncate if necessary																
	5	nFAW	Repeat sub-loop 0, use BG[1:0] = 0, use BA[1:0] = 1 instead																
	6	nFAW + nRRD	Repeat sub-loop 1, use BG[1:0] = 1, use BA[1:0] = 2 instead																
	7	nFAW + 2 × nRRD	Repeat sub-loop 0, use BG[1:0] = 0, use BA[1:0] = 3 instead																
	8	nFAW + 3 × nRRD	Repeat sub-loop 1, use BG[1:0] = 1, use BA[1:0] = 0 instead																
	9	nFAW + 4 × nRRD	Repeat sub-loop 4																
	10	2 × nFAW	Repeat sub-loop 0, use BG[1:0] = 2, use BA[1:0] = 0 instead																
	11	2 × nFAW + nRRD	Repeat sub-loop 1, use BG[1:0] = 3, use BA[1:0] = 1 instead																
	12	2 × nFAW + 2 × nRRD	Repeat sub-loop 0, use BG[1:0] = 2, use BA[1:0] = 2 instead																
	13	2 × nFAW + 3 × nRRD	Repeat sub-loop 1, use BG[1:0] = 3, use BA[1:0] = 3 instead																
	14	2 × nFAW + 4 × nRRD	Repeat sub-loop 4																
	15	3 × nFAW	Repeat sub-loop 0, use BG[1:0] = 2, use BA[1:0] = 1 instead																
	16	3 × nFAW + nRRD	Repeat sub-loop 1, use BG[1:0] = 3, use BA[1:0] = 2 instead																
	17	3 × nFAW + 2 × nRRD	Repeat sub-loop 0, use BG[1:0] = 2, use BA[1:0] = 3 instead																
	18	3 × nFAW + 3 × nRRD	Repeat sub-loop 1, use BG[1:0] = 3, use BA[1:0] = 0 instead																
	19	3 × nFAW + 4 × nRRD	Repeat sub-loop 4																
	20	4 × nFAW	Repeat pattern 2...3 until nRC - 1, if nRC > 4 × nFAW. Truncate if necessary																

- Notes:
1. DQS\_t, DQS\_c are V<sub>DDQ</sub>.
  2. BG1 is a "Don't Care" for x16 devices.
  3. DQ signals are V<sub>DDQ</sub> except when burst sequence drives each DQ signal by a READ command.

4. For x4 and x8 only.

## I<sub>DD</sub> Specifications

**Table 146: Timings used for I<sub>DD</sub>, I<sub>PP</sub>, and I<sub>DDQ</sub> Measurement – Loop Patterns**

Symbol	DDR4-1600			DDR4-1866			DDR4-2133			DDR4-2400			DDR4-2666			DDR4-2933			DDR4-3200			Unit	
	10-10-10	11-11-11	12-12-12	12-12-12	13-13-13	14-14-14	14-14	15-15	16-16	15-15	16-16	17-17	17-17	18-18	19-19	20-20	21-21	22-22	20-20	22-22	24-24		
tCK	1.25			1.071			0.937			0.833			0.75			0.682			0.625			ns	
CL	10	11	12	12	13	14	14	15	16	15	16	17	17	18	19	20	21	22	20	22	24	CK	
CWL	9	11	11	10	12	12	11	14	14	12	16	16	14	18	18	14	18	18	16	20	20	CK	
nRCD	10	11	12	12	13	14	14	15	16	15	16	17	17	18	19	19	20	21	20	22	24	CK	
nRC	38	39	40	44	45	46	50	51	52	54	55	57	60	61	62	66	67	68	72	74	76	CK	
nRP	10	11	12	12	13	14	14	15	16	15	16	17	17	18	19	19	20	21	20	22	24	CK	
nRAS	28			32			36			39			43			47			52			CK	
nFA_W	x4 <sup>1</sup>	16			16			16			16			16			16			16			CK
	x8	20			22			23			26			28			31			34			CK
	x1_6	28			28			32			36			40			44			48			CK
nRRD_S	x4	4			4			4			4			4			4			4			CK
	x8	4			4			4			4			4			4			4			CK
	x1_6	5			5			6			7			7			8			9			CK
nRRD_L	x4	5			5			6			6			7			8			8			CK
	x8	5			5			6			6			7			8			8			CK
	x1_6	6			6			7			8			9			10			11			CK
nCCD_S	4			4			4			4			4			4			4			CK	
nCCD_L	5			5			6			6			7			8			8			CK	
nWTR_S	2			3			3			3			4			4			4			CK	
nWTR_L	6			7			8			9			10			11			12			CK	
nREFI	6,240			7,283			8,324			9,364			10,400			11,437			12,480			CK	
nRFC 2Gb	128			150			171			193			214			235			256			CK	
nRFC 4Gb	208			243			278			313			347			382			416			CK	
nRFC 8Gb	280			327			374			421			467			514			560			CK	
nRFC 16Gb	440			514			587			660			734			807			880			CK	

Note: 1. 1KB based x4 use same numbers of clocks for nFAW as the x8.

## Current Specifications – Limits

**Table 147:  $I_{DD}$ ,  $I_{PP}$ , and  $I_{DDQ}$  Current Limits – Rev. A**

Symbol	Width	DDR4-1600	DDR4-1866	DDR4-2133	DDR4-2400	Unit
$I_{DD0}$ : One bank ACTIVATE-to-PRE-CHARGE current	x4, x8	58	58	60	64	mA
	x16	66	66	68	70	mA
$I_{PP0}$ : One bank ACTIVATE-to-PRECHARGE $I_{PP}$ current	x4, x8	4	4	4	4	mA
	x16	4.6	4.6	4.6	4.6	mA
$I_{DD1}$ : One bank ACTIVATE-to-READ-to-PRECHARGE current	x4, x8	63	63	65	68	mA
	x16	78	78	80	83	mA
$I_{DD2N}$ : Precharge standby current	ALL	44	44	46	50	mA
$I_{DD2NT}$ : Precharge standby ODT current	x4, x8	50	50	54	58	mA
	x16	60	60	64	68	mA
$I_{DD2P}$ : Precharge power-down current	ALL	30	30	30	32	mA
$I_{DD2Q}$ : Precharge quiet standby current	ALL	39	39	39	41	mA
$I_{DD3N}$ : Active standby current	ALL	61	61	63	67	mA
$I_{PP3N}$ : Active standby $I_{PP}$ current	ALL	3	3	3	3	mA
$I_{DD3P}$ : Active power-down current	ALL	44	44	44	44	mA
$I_{DD4R}$ : Burst read current	x4, x8	140	140	150	160	mA
	x16	200	200	215	230	mA
$I_{DD4W}$ : Burst write current	x4, x8	156	156	176	196	mA
	x16	246	246	276	314	mA
$I_{DD5R}$ : Burst refresh current (1X REF)	x4, x8	68	68	70	73	mA
	x16	68	68	70	73	mA
$I_{PP5R}$ : Burst refresh $I_{PP}$ current (1X REF)	x4, x8	4	4	4	4	mA
	x16	4	4	4	4	mA
$I_{DD6N}$ : Self refresh current; 0–85°C <sup>1</sup>	ALL	20	20	20	20	mA
$I_{DD6E}$ : Self refresh current; 0–95°C <sup>2</sup>	ALL	27	27	27	27	mA
$I_{DD6R}$ : Self refresh current; 0–45C <sup>3, 4</sup>	ALL	10	10	10	10	mA
$I_{DD6A}$ : Auto self refresh current (25°C) <sup>4</sup>	ALL	9	9	9	9	mA
$I_{DD6A}$ : Auto self refresh current (45°C) <sup>4</sup>	ALL	10	10	10	10	mA
$I_{DD6A}$ : Auto self refresh current (75°C) <sup>4</sup>	ALL	16	16	16	16	mA
$I_{PP6x}$ : Auto self refresh current <sup>on page</sup>	ALL	3	3	3	3	mA
$I_{DD7}$ : Bank interleave read current	x4, x8	160	160	185	210	mA
	x16	230	230	240	250	mA
$I_{PP7}$ : Bank interleave read $I_{PP}$ current	x4, x8	10	10	12	14	mA
	x16	12	12	14	16	mA
$I_{DD8}$ : Maximum power-down current	ALL	18	18	18	18	mA

Notes: 1. Applicable for MR2 settings A7 = 0 and A6 = 0; manual mode with normal temperature range of operation (0–85°C).

2. Applicable for MR2 settings A7 = 1 and A7 = 0; manual mode with extended temperature range of operation (0–95°C).
3. Applicable for MR2 settings A7 = 0 and A7 = 1; manual mode with reduced temperature range of operation (0–45°C).
4.  $I_{DD6R}$  and  $I_{DD6A}$  values are typical.
5. When additive latency is enabled for  $I_{DD0}$ , current changes by approximately 0%.
6. When additive latency is enabled for  $I_{DD1}$ , current changes by approximately +5% (x4/x8), +4% (x16).
7. When additive latency is enabled for  $I_{DD2N}$ , current changes by approximately +0.6%.
8. When DLL is disabled for  $I_{DD2N}$ , current changes by approximately 0%.
9. When CAL is enabled for  $I_{DD2N}$ , current changes by approximately -44%.
10. When gear-down is enabled for  $I_{DD2N}$ , current changes by approximately 0%.
11. When CA parity is enabled for  $I_{DD2N}$ , current changes by approximately +14%.
12. When additive latency is enabled for  $I_{DD3N}$ , current changes by approximately +0.6%.
13. When additive latency is enabled for  $I_{DD4R}$ , current changes by approximately +5%.
14. When read DBI is enabled for  $I_{DD4R}$ , current changes by approximately 0%.
15. When additive latency is enabled for  $I_{DD4W}$ , current changes by approximately +1.6% (x4/8), +1% (x16).
16. When write DBI is enabled for  $I_{DD4W}$ , current changes by approximately 0%.
17. When write CRC is enabled for  $I_{DD4W}$ , current changes by approximately -8% (2133/2400), -5% (1600/1866).
18. When CA parity is enabled for  $I_{DD4W}$ , current changes by approximately +14% (x8), +8% (x16).
19. When 2X REF is enabled for  $I_{DD5R}$ , current changes by approximately -14%.
20. When 4X REF is enabled for  $I_{DD5R}$ , current changes by approximately -33%.
21.  $I_{PP0}$  test and limit is applicable for  $I_{DD0}$  and  $I_{DD1}$  conditions.
22.  $I_{PP3N}$  test and limit is applicable for all  $I_{DD2x}$ ,  $I_{DD3x}$ ,  $I_{DD4x}$  and  $I_{DD8}$  conditions; that is, testing  $I_{PP3N}$  should satisfy the  $I_{PPs}$  for the noted  $I_{DD}$  tests.
23.  $I_{PP6x}$  is applicable to  $I_{DD6N}$ ,  $I_{DD6E}$ ,  $I_{DD6R}$  and  $I_{DD6A}$  conditions.

**Table 148:  $I_{DD}$ ,  $I_{PP}$ , and  $I_{DDQ}$  Current Limits – Rev. B**

Symbol	Width	DDR4-1866	DDR4-2133	DDR4-2400	DDR4-2666	DDR4-2933	DDR4-3200	Unit
$I_{DD0}$ : One bank ACTIVATE-to-PRECHARGE current	x4, x8	54	54	56	59	61	64	mA
	x16	68	68	69	72	76	80	mA
$I_{PP0}$ : One bank ACTIVATE-to-PRECHARGE $I_{PP}$ current	ALL	4	4	4	4	4	4	mA
$I_{DD1}$ : One bank ACTIVATE-to-READ-to-PRECHARGE current	x4, x8	71	71	73	76	81	86	mA
	x16	93	93	97	100	105	110	mA
$I_{DD2N}$ : Precharge standby current	ALL	40	40	41	42	44	46	mA
$I_{DD2NT}$ : Precharge standby ODT current	x4, x8	49	49	50	54	58	62	mA
	x16	54	54	56	58	62	66	mA
$I_{DD2P}$ : Precharge power-down current	ALL	22	22	22	22	22	23	mA
$I_{DD2Q}$ : Precharge quiet standby current	ALL	35	35	36	36	37	38	mA

**Table 148:  $I_{DD}$ ,  $I_{PP}$ , and  $I_{DDQ}$  Current Limits – Rev. B (Continued)**

<b>Symbol</b>	<b>Width</b>	<b>DDR4-1866</b>	<b>DDR4-2133</b>	<b>DDR4-2400</b>	<b>DDR4-2666</b>	<b>DDR4-2933</b>	<b>DDR4-3200</b>	<b>Unit</b>
$I_{DD3N}$ : Active standby current	ALL	56	56	57	58	60	63	mA
$I_{PP3N}$ : Active standby $I_{PP}$ current	ALL	3	3	3	3	3	3	mA
$I_{DD3P}$ : Active power-down current	ALL	33	33	33	33	34	35	mA
$I_{DD4R}$ : Burst read current	x4	135	135	135	145	160	170	mA
	x8	153	153	157	169	169	206	mA
	x16	230	230	236	255	287	315	mA
$I_{DD4W}$ : Burst write current	x4	117	117	117	125	130	145	mA
	x8	130	130	130	140	155	169	mA
	x16	175	175	179	193	216	236	mA
$I_{DD5R}$ : Burst refresh current (1X REF)	ALL	64	64	65	66	68	71	mA
$I_{PP5R}$ : Burst refresh $I_{PP}$ current (1X REF)	ALL	5	5	5	5	5	5	mA
$I_{DD6N}$ : Self refresh current; 0–85°C <sup>1</sup>	ALL	24	24	24	24	24	24	mA
$I_{DD6E}$ : Self refresh current; 0–95°C <sup>2</sup>	ALL	47	47	47	47	47	47	mA
$I_{DD6R}$ : Self refresh current; 0–45C <sup>3, 4</sup>	ALL	25	25	25	25	25	25	mA
$I_{DD6A}$ : Auto self refresh current (25°C) <sup>4</sup>	ALL	9	9	9	9	9	9	mA
$I_{DD6A}$ : Auto self refresh current (45°C) <sup>4</sup>	ALL	12	12	12	12	12	12	mA
$I_{DD6A}$ : Auto self refresh current (75°C) <sup>4</sup>	ALL	47	47	47	47	47	47	mA
$I_{PP6x}$ : Auto self refresh current <sup>23</sup>	ALL	3	3	3	3	3	3	mA
$I_{DD7}$ : Bank interleave read current	x4	191	191	196	210	225	240	mA
	x8	206	206	211	225	240	255	
	x16	281	281	289	297	320	348	mA
$I_{PP7}$ : Bank interleave read $I_{PP}$ current	x4, x8	14	14	14	14	14	15	mA
	x16	21	21	21	21	21	24	mA
$I_{DD8}$ : Maximum power-down current	ALL	19	19	19	19	19	19	mA

- Notes:
- Applicable for MR2 settings A7 = 0 and A6 = 0; manual mode with normal temperature range of operation (0–85°C).
  - Applicable for MR2 settings A7 = 1 and A7 = 0; manual mode with extended temperature range of operation (0–95°C).

3. Applicable for MR2 settings A7 = 0 and A7 = 1; manual mode with reduced temperature range of operation (0–45°C).
4.  $I_{DD6R}$  and  $I_{DD6A}$  values are typical.
5. When additive latency is enabled for  $I_{DD0}$ , current changes by approximately 9%.
6. When additive latency is enabled for  $I_{DD1}$ , current changes by approximately +14% (x4/x8), +14% (x16).
7. When additive latency is enabled for  $I_{DD2N}$ , current changes by approximately +0.0%.
8. When DLL is disabled for  $I_{DD2N}$ , current changes by approximately 1%.
9. When CAL is enabled for  $I_{DD2N}$ , current changes by approximately -34%.
10. When gear-down is enabled for  $I_{DD2N}$ , current changes by approximately 0%.
11. When CA parity is enabled for  $I_{DD2N}$ , current changes by approximately +15%.
12. When additive latency is enabled for  $I_{DD3N}$ , current changes by approximately +9%.
13. When additive latency is enabled for  $I_{DD4R}$ , current changes by approximately +6%.
14. When read DBI is enabled for  $I_{DD4R}$ , current changes by approximately -8%.
15. When additive latency is enabled for  $I_{DD4W}$ , current changes by approximately +6% (x4/8), +4% (x16).
16. When write DBI is enabled for  $I_{DD4W}$ , current changes by approximately 13%.
17. When write CRC is enabled for  $I_{DD4W}$ , current changes by approximately 4%.
18. When CA parity is enabled for  $I_{DD4W}$ , current changes by approximately +15% (x4/x8), +10% (x16).
19. When 2X REF is enabled for  $I_{DD5R}$ , current changes by approximately -16%.
20. When 4X REF is enabled for  $I_{DD5R}$ , current changes by approximately -35%.
21.  $I_{PP0}$  test and limit is applicable for  $I_{DD0}$  and  $I_{DD1}$  conditions.
22.  $I_{PP3N}$  test and limit is applicable for all  $I_{DD2x}$ ,  $I_{DD3x}$ ,  $I_{DD4x}$  and  $I_{DD8}$  conditions; that is, testing  $I_{PP3N}$  should satisfy the  $I_{PP5}$  for the noted  $I_{DD}$  tests.
23.  $I_{PP6x}$  is applicable to  $I_{DD6N}$ ,  $I_{DD6E}$ ,  $I_{DD6R}$  and  $I_{DD6A}$  conditions.

## Speed Bin Tables

DDR4 DRAM timing is primarily covered by two types of tables: the speed bin tables in this section and those tables found in the Electrical Characteristics and AC Timing Parameters section. The timing parameter tables define the applicable timing specifications based on the speed rating. The speed bin tables below list the  $t_{AA}$ ,  $t_{RCD}$ ,  $t_{RP}$ ,  $t_{RAS}$  and  $t_{RC}$  limits of a given speed mark and are applicable to the CL settings in the lower half of the table provided they are applied in the correct clock range, which is noted.

**Table 149: DDR4-1600 Speed Bins and Operating Conditions**

DDR4-1600 Speed Bin			-125F		-125E		-125		Unit	
CL-nRCD-nRP			10-10-10		11-11-11		12-12-12			
Parameter		Symbol	Min	Max	Min	Max	Min	Max		
Internal READ command to first data		$t_{AA}$	12.50	19.00	13.75 <sup>5</sup>	19.00	15.00	19.00	ns	
Internal READ command to first data with read DBI enabled		$t_{AA\_DBI}$	$t_{AA}$ (MIN) + $2nCK$	$t_{AA}$ (MAX) + $2nCK$	$t_{AA}$ (MIN) + $2nCK$	$t_{AA}$ (MAX) + $2nCK$	$t_{AA}$ (MIN) + $2nCK$	$t_{AA}$ (MAX) + $2nCK$	ns	
ACTIVATE to internal READ or WRITE delay time		$t_{RCD}$	12.50	–	13.75 <sup>5</sup>	–	15.00	–	ns	
PRECHARGE command period		$t_{RP}$	12.50	–	13.75 <sup>5</sup>	–	15.00	–	ns	
ACTIVATE-to-PRECHARGE command period		$t_{RAS}$	35	$9 \times t_{REFI}$	35	$9 \times t_{REFI}$	35	$9 \times t_{REFI}$	ns	
ACTIVATE-to-ACTIVATE or REFRESH command period		$t_{RC}^6$	$t_{RAS} + t_{RP}$	–	$t_{RAS} + t_{RP}$	–	$t_{RAS} + t_{RP}$	–	ns	
READ: non-DBI	READ: DBI	WRITE	Symbol	Min	Max	Min	Max	Min	Max	Unit
CL = 9	CL = 11	CWL = 9	$t_{CK}^4$	1.5	1.9	1.5	1.9	Reserved		ns
CL = 10	CL = 12	CWL = 9	$t_{CK}^4$	1.5	1.9	1.5	1.9	1.5	1.9	ns
CL = 10	CL = 12	CWL = 9, 11	$t_{CK}^4$	1.25	<1.5	Reserved		Reserved		ns
CL = 11	CL = 13	CWL = 9, 11	$t_{CK}^4$	1.25	<1.5	1.25	<1.5	Reserved		ns
CL = 12	CL = 14	CWL = 9, 11	$t_{CK}^4$	1.25	<1.5	1.25	<1.5	1.25	<1.5	ns
Supported CL settings			9–12		9, 10, 11, 12		10, 12		nCK	
Supported CL settings with read DBI			11–14		11, 12, 13, 14		12, 14		nCK	
Supported CWL settings			9, 11		9, 11		9, 11		nCK	

- Notes:
1. Speed Bin table is only valid with DLL enabled and gear-down mode disabled.
  2. When operating in  $2^{t_{CK}}$  WRITE preamble mode, CWL must be programmed to a value at least 1 clock greater than the lowest CWL setting supported in the applicable  $t_{CK}$  range.
  3. The programmed value of CWL must be less than or equal to programmed value of CL.
  4.  $t_{CK}$  (AVG) MIN.
  5. The DRAM supports 13.5ns with CL9 operation at defined clock rates.
  6. When calculating  $t_{RC}$  and  $t_{RP}$  in clocks, values may not be used in a combination that would violate  $t_{RAS}$ .

**Table 150: DDR4-1866 Speed Bins and Operating Conditions**

DDR4-1866 Speed Bin			-107F		-107E		-107		Unit	
CL-nRCD-nRP			12-12-12		13-13-13		14-14-14			
Parameter		Symbol	Min	Max	Min	Max	Min	Max		
Internal READ command to first data			$t_{AA}$	12.85	19.00	13.92 on page	19.00	15.00	19.00	ns
Internal READ command to first data with read DBI enabled			$t_{AA\_DBI}$	$t_{AA}$ (MIN) + $2nCK$	$t_{AA}$ (MAX) + $2nCK$	$t_{AA}$ (MIN) + $2nCK$	$t_{AA}$ (MAX) + $2nCK$	$t_{AA}$ (MIN) + $2nCK$	$t_{AA}$ (MAX) + $2nCK$	ns
ACTIVATE to internal READ or WRITE delay time			$t_{RCD}$	12.85	—	13.92 on page	—	15.00	—	ns
PRECHARGE command period			$t_{RP}$	12.85	—	13.92 on page	—	15.00	—	ns
ACTIVATE-to-PRECHARGE command period			$t_{RAS}$	34	$9 \times t_{REFI}$	34	$9 \times t_{REFI}$	34	$9 \times t_{REFI}$	ns
ACTIVATE-to-ACTIVATE or REFRESH command period			$t_{RC}$ on page	$t_{RAS} + t_{RP}$	—	$t_{RAS} + t_{RP}$	—	$t_{RAS} + t_{RP}$	—	ns
READ: nonDBI	READ: DBI	WRITE	Symbol	Min	Max	Min	Max	Min	Max	Unit
CL = 9	CL = 11	CWL = 9	$t_{CK^6}$	1.5	1.9	1.5	1.9	Reserved		ns
CL = 10	CL = 12	CWL = 9	$t_{CK^6}$	1.5	1.9	1.5	1.9	1.5	1.9	ns
CL = 10	CL = 12	CWL = 11	$t_{CK^6}$	Reserved		Reserved		Reserved		ns
CL = 11	CL = 13	CWL = 9, 11	$t_{CK^6}$	Reserved		1.25	<1.5	Reserved		ns
CL = 12	CL = 14	CWL = 9, 11	$t_{CK^6}$	1.25	<1.5	1.25	<1.5	1.25	<1.5	ns
CL = 12	CL = 14	CWL = 10, 12	$t_{CK^6}$	1.071	<1.25	Reserved		Reserved		ns
CL = 13	CL = 15	CWL = 10, 12	$t_{CK^6}$	1.071	<1.25	1.071	<1.25	Reserved		ns
CL = 14	CL = 16	CWL = 10, 12	$t_{CK^6}$	1.071	<1.25	1.071	<1.25	1.071	<1.25	ns
Supported CL settings			9, 10, 12–14		9, 10–14		10, 12, 14		nCK	
Supported CL settings with read DBI			11, 12, 14–16		11–16		12, 14, 16		nCK	
Supported CWL settings			9–12		9–12		9–12		nCK	

- Notes:
1. Speed Bin table is only valid with DLL enabled and gear-down mode disabled.
  2. When operating in  $2^{tCK}$  WRITE preamble mode, CWL must be programmed to a value at least 1 clock greater than the lowest CWL setting supported in the applicable  $t_{CK}$  range.
  3. The programmed value of CWL must be less than or equal to programmed value of CL.
  4. 12.85ns is the minimum value of  $t_{AA}$  and  $t_{RP}$  when operating at DDR4-1866 at  $t_{CK}$  (AVG) MIN = 1.071ns and is only a reference that does not consider the down binning strategy that 12.5ns supports.
  5. 13.92ns is the minimum value of  $t_{AA}$  and  $t_{RP}$  when operating at DDR4-1866 at  $t_{CK}$  (AVG) MIN = 1.071ns and is only a reference that does not consider the down binning strategy that 13.75ns supports.
  6.  $t_{CK}$  (AVG) MIN.

**Table 151: DDR4-2133 Speed Bins and Operating Conditions**

DDR4-2133 Speed Bin			-093F		-093E		-093		Unit	
CL-nRCD-nRP			14-14-14		15-15-15		16-16-16			
Parameter		Symbol	Min	Max	Min	Max	Min	Max		
Internal READ command to first data		$t_{AA}$	13.13	19.00	14.06 <sup>5</sup>	19.00	15.00	19.00	ns	
Internal READ command to first data with read DBI enabled		$t_{AA\_DBI}$	$t_{AA}$ (MIN) + $2nCK$	$t_{AA}$ (MAX) + $2nCK$	$t_{AA}$ (MIN) + $2nCK$	$t_{AA}$ (MAX) + $2nCK$	$t_{AA}$ (MIN) + $2nCK$	$t_{AA}$ (MAX) + $2nCK$	ns	
ACTIVATE to internal READ or WRITE delay time		$t_{RCD}$	13.13	–	14.06 <sup>5</sup>	–	15.00	–	ns	
PRECHARGE command period		$t_{RP}$	13.13	–	14.06 <sup>5</sup>	–	15.00	–	ns	
ACTIVATE-to-PRECHARGE command period		$t_{RAS}$	33	$9 \times t_{REFI}$	33	$9 \times t_{REFI}$	33	$9 \times t_{REFI}$	ns	
ACTIVATE-to-ACTIVATE or REFRESH command period		$t_{RC}^7$	$t_{RAS} + t_{RP}$	–	$t_{RAS} + t_{RP}$	–	$t_{RAS} + t_{RP}$	–	ns	
READ: nonDBI	READ: DBI	WRITE	Symbol	Min	Max	Min	Max	Min	Max	Unit
CL = 9	CL = 11	CWL = 9	$t_{CK}^4$	1.5	1.9	1.5	1.9	Reserved		ns
CL = 10	CL = 12	CWL = 9	$t_{CK}^4$	1.5	1.9	1.5	1.9	1.5	1.9	
CL = 11	CL = 13	CWL = 9, 11	$t_{CK}^4$	Reserved		1.25	<1.5	Reserved		ns
CL = 12	CL = 14	CWL = 9, 11	$t_{CK}^4$	1.25	<1.5	1.25	<1.5	1.25	<1.5	ns
CL = 13	CL = 15	CWL = 10, 12	$t_{CK}^4$	Reserved		1.071	<1.25	Reserved		ns
CL = 14	CL = 16	CWL = 10, 12	$t_{CK}^4$	1.071	<1.25	1.071	<1.25	1.071	<1.25	ns
CL = 14	CL = 17	CWL = 11, 14	$t_{CK}^4$	0.937 <sup>6</sup>	<1.071	Reserved		Reserved		ns
CL = 15	CL = 18	CWL = 11, 14	$t_{CK}^4$	0.937	<1.071	0.937	<1.071	Reserved		ns
CL = 16	CL = 19	CWL = 11, 14	$t_{CK}^4$	0.937	<1.071	0.937	<1.071	0.937	<1.071	ns
Supported CL settings			9, 10, 12, 14–16		9–16		10, 12, 14, 16		nCK	
Supported CL settings with read DBI			11, 12, 14, 16–19		11–16, 18, 19		12, 14, 16, 19		nCK	
Supported CWL settings			9, 10, 11, 12, 14		9, 10, 11, 12, 14		9, 10, 11, 12, 14		nCK	

- Notes:
1. Speed Bin table is only valid with DLL enabled and gear-down mode disabled.
  2. When operating in  $2^{tCK}$  WRITE preamble mode, CWL must be programmed to a value at least 1 clock greater than the lowest CWL setting supported in the applicable  $t_{CK}$  range.
  3. The programmed value of CWL must be less than or equal to programmed value of CL.
  4.  $t_{CK}$  (AVG) MIN.
  5. The DRAM supports 13.5ns with CL9 operation and 13.75ns with CL11 operation 13.92ns with CL13 operation at defined clock rates.
  6. If the clock period is less than 0.938ns and greater than or equal to 0.937ns, timing parameters that are derived off the clock will use 0.938ns as its reference. For example, if  $t_{CK}$  (MIN) = 0.938ns and  $t_{RP}$  = 14.06ns, then  $t_{RP}$  would require 15nCKs (14.06ns/ 0.938ns), but if  $t_{CK}$  (MIN) = 0.937ns and  $t_{RP}$  = 14.06ns, then  $t_{RP}$  would still require 15nCKs (14.06ns/ 0.937ns) and not 16nCKs (14.06ns/ 0.937ns).
  7. When calculating  $t_{RC}$  and  $t_{RP}$  in clocks, values may not be used in a combination that would violate  $t_{RAS}$ .

**Table 152: DDR4-2400 Speed Bins and Operating Conditions**

DDR4-2400 Speed Bin			-083F		-083E		-083		Unit	
CL-nRCD-nRP			15-15-15		16-16-16		17-17-17			
Parameter		Symbol	Min	Max	Min	Max	Min	Max		
Internal READ command to first data		$t_{AA}$	12.5	19.00	13.32	19.00	14.16	19.00	ns	
Internal READ command to first data with read DBI enabled		$t_{AA\_DBI}$	$t_{AA}$ (MIN) + $3nCK$	$t_{AA}$ (MAX) + $3nCK$	$t_{AA}$ (MIN) + $3nCK$	$t_{AA}$ (MAX) + $3nCK$	$t_{AA}$ (MIN) + $3nCK$	$t_{AA}$ (MAX) + $3nCK$	ns	
ACTIVATE to internal READ or WRITE delay time		$t_{RCD}$	12.5	–	13.32	–	14.16	–	ns	
PRECHARGE command period		$t_{RP}$	12.5	–	13.32	–	14.16	–	ns	
ACTIVATE-to-PRECHARGE command period		$t_{RAS}$	32	$9 \times t_{REFI}$	32	$9 \times t_{REFI}$	32	$9 \times t_{REFI}$	ns	
ACTIVATE-to-ACTIVATE or REFRESH command period		$t_{RC^6}$	$t_{RAS} + t_{RP}$	–	$t_{RAS} + t_{RP}$	–	$t_{RAS} + t_{RP}$	–	ns	
READ: nonDBI	READ: DBI	WRITE	Symbol	Min	Max	Min	Max	Min	Max	Unit
CL = 9	CL = 11	CWL = 9	$t_{CK^4}$	1.5	1.9	1.5	1.9	Reserved		ns
CL = 10	CL = 12	CWL = 9	$t_{CK^4}$	1.5	1.9	1.5	1.9	1.5	1.9	ns
CL = 10	CL = 12	CWL = 9, 11	$t_{CK^4}$	Reserved		Reserved		Reserved		ns
CL = 11	CL = 13	CWL = 9, 11	$t_{CK^4}$	Reserved		1.25	<1.5	1.25	<1.5	ns
CL = 12	CL = 14	CWL = 9, 11	$t_{CK^4}$	1.25	<1.5	1.25	<1.5	1.25	<1.5	ns
CL = 12	CL = 14	CWL = 10, 12	$t_{CK^4}$	Reserved		Reserved		Reserved		ns
CL = 13	CL = 15	CWL = 10, 12	$t_{CK^4}$	Reserved		1.071	<1.25	1.071	<1.25	ns
CL = 14	CL = 16	CWL = 10, 12	$t_{CK^4}$	1.071	<1.25	1.071	<1.25	1.071	<1.25	ns
CL = 14	CL = 17	CWL = 11, 14	$t_{CK^4}$	Reserved		Reserved		Reserved		ns
CL = 15	CL = 18	CWL = 11, 14	$t_{CK^4}$	Reserved		0.937 <sup>5</sup>	<1.071	0.937	<1.071	ns
CL = 16	CL = 19	CWL = 11, 14	$t_{CK^4}$	0.937	<1.071	0.937	<1.071	0.937	<1.071	ns
CL = 15	CL = 18	CWL = 12, 16	$t_{CK^4}$	0.833	<0.937	Reserved		Reserved		ns
CL = 16	CL = 19	CWL = 12, 16	$t_{CK^4}$	0.833	<0.937	0.833	<0.937	Reserved		ns
CL = 17	CL = 20	CWL = 12, 16	$t_{CK^4}$	0.833	<0.937	0.833	<0.937	0.833	<0.937	ns
CL = 18	CL = 21	CWL = 12, 16	$t_{CK^4}$	0.833	<0.937	0.833	<0.937	0.833	<0.937	ns
Supported CL settings			9, 10, 12, 14–18		9–18		10–18		nCK	
Supported CL settings with read DBI			11, 12, 14, 16, 18–21		11–16, 18–21		12–16, 18–21		nCK	
Supported CWL settings			9–12, 14, 16		9–12, 14, 16		9–12, 14, 16		nCK	

- Notes:
1. Speed Bin table is only valid with DLL enabled and gear-down mode disabled.
  2. When operating in  $2t_{CK}$  WRITE preamble mode, CWL must be programmed to a value at least 1 clock greater than the lowest CWL setting supported in the applicable  $t_{CK}$  range.
  3. The programmed value of CWL must be less than or equal to programmed value of CL.
  4.  $t_{CK}$  (AVG) MIN.

5. If the clock period is less than 0.938ns and greater than or equal to 0.937ns, timing parameters that are derived off the clock will use 0.938ns as its reference. For example, if  $t_{CK}$  (MIN) = 0.938ns and  $t_{RP} = 14.06\text{ns}$ , then  $t_{RP}$  would require  $15n\text{CKs}$  ( $14.06\text{ns}/0.938\text{ns}$ ), but if  $t_{CK}$  (MIN) = 0.937ns and  $t_{RP} = 14.06\text{ns}$ , then  $t_{RP}$  would still require  $15n\text{CKs}$  ( $14.06\text{ns}/0.937\text{ns}$ ) and not  $16n\text{CKs}$  ( $14.06\text{ns}/0.937\text{ns}$ ).

**Table 153: DDR4-2666 Speed Bins and Operating Conditions**

DDR4-2666 Speed Bin			-075F		-075E		-075		Unit	
CL-nRCD-nRP			17-17-17		18-18-18		19-19-19			
Parameter		Symbol	Min	Max	Min	Max	Min	Max		
Internal READ command to first data		$t_{AA}$	12.75	19.00	13.5	19.00	14.25 <sup>5</sup>	19.00	ns	
Internal READ command to first data with read DBI enabled		$t_{AA\_DBI}$	$t_{AA}$ (MIN) + $3n\text{CK}$	$t_{AA}$ (MAX) + $3n\text{CK}$	$t_{AA}$ (MIN) + $3n\text{CK}$	$t_{AA}$ (MAX) + $3n\text{CK}$	$t_{AA}$ (MIN) + $3n\text{CK}$	$t_{AA}$ (MAX) + $3n\text{CK}$	ns	
ACTIVATE to internal READ or WRITE delay time		$t_{RCD}$	12.75	–	13.5	–	14.25 <sup>5</sup>	–	ns	
PRECHARGE command period		$t_{RP}$	12.75	–	13.5	–	14.25 <sup>5</sup>	–	ns	
ACTIVATE-to-PRECHARGE command period		$t_{RAS}$	32	$9 \times t_{REFI}$	32	$9 \times t_{REFI}$	32	$9 \times t_{REFI}$	ns	
ACTIVATE-to-ACTIVATE or REFRESH command period		$t_{RC}$ <sup>7</sup>	$t_{RAS} + t_{RP}$	–	$t_{RAS} + t_{RP}$	–	$t_{RAS} + t_{RP}$	–	ns	
READ: nonDBI	READ: DBI	WRITE	Symbol	Min	Max	Min	Max	Min	Max	
CL = 9	CL = 11	CWL = 9	$t_{CK}$ <sup>4</sup>	1.5	1.9	1.5	1.9	Reserved		ns
CL = 10	CL = 12	CWL = 9	$t_{CK}$ <sup>4</sup>	1.5	1.9	1.5	1.9	1.5	1.9	ns
CL = 10	CL = 12	CWL = 9, 11	$t_{CK}$ <sup>4</sup>	Reserved		Reserved		Reserved		ns
CL = 11	CL = 13	CWL = 9, 11	$t_{CK}$ <sup>4</sup>	1.25	<1.5	1.25	<1.5	1.25	<1.5	ns
CL = 12	CL = 14	CWL = 9, 11	$t_{CK}$ <sup>4</sup>	1.25	<1.5	1.25	<1.5	1.25	<1.5	ns
CL = 12	CL = 14	CWL = 10, 12	$t_{CK}$ <sup>4</sup>	Reserved		Reserved		Reserved		ns
CL = 13	CL = 15	CWL = 10, 12	$t_{CK}$ <sup>4</sup>	1.071	<1.25	1.071	<1.25	1.071	<1.25	ns
CL = 14	CL = 16	CWL = 10, 12	$t_{CK}$ <sup>4</sup>	1.071	<1.25	1.071	<1.25	1.071	<1.25	ns
CL = 14	CL = 17	CWL = 11, 14	$t_{CK}$ <sup>4</sup>	Reserved		Reserved		Reserved		ns
CL = 15	CL = 18	CWL = 11, 14	$t_{CK}$ <sup>4</sup>	0.937 <sup>6</sup>	<1.071	0.937	<1.071	0.937	<1.071	ns
CL = 16	CL = 19	CWL = 11, 14	$t_{CK}$ <sup>4</sup>	0.937	<1.071	0.937	<1.071	0.937	<1.071	ns
CL = 15	CL = 18	CWL = 12, 16	$t_{CK}$ <sup>4</sup>	Reserved		Reserved		Reserved		ns
CL = 16	CL = 19	CWL = 12, 16	$t_{CK}$ <sup>4</sup>	0.833	<0.937	Reserved		Reserved		ns
CL = 17	CL = 20	CWL = 12, 16	$t_{CK}$ <sup>4</sup>	0.833	<0.937	0.833	<0.937	0.833	<0.937	ns
CL = 18	CL = 21	CWL = 12, 16	$t_{CK}$ <sup>4</sup>	0.833	<0.937	0.833	<0.937	0.833	<0.937	ns
CL = 17	CL = 20	CWL = 14, 18	$t_{CK}$ <sup>4</sup>	0.750	<0.833	Reserved		Reserved		ns
CL = 18	CL = 21	CWL = 14, 18	$t_{CK}$ <sup>4</sup>	0.750	<0.833	0.750	<0.833	Reserved		ns
CL = 19	CL = 22	CWL = 14, 18	$t_{CK}$ <sup>4</sup>	0.750	<0.833	0.750	<0.833	0.750	<0.833	ns
CL = 20	CL = 23	CWL = 14, 18	$t_{CK}$ <sup>4</sup>	0.750	<0.833	0.750	<0.833	0.750	<0.833	ns
Supported CL settings			9–20		9–20		10–20		nCK	

**Table 153: DDR4-2666 Speed Bins and Operating Conditions (Continued)**

DDR4-2666 Speed Bin		-075F		-075E		-075		Unit	
CL-nRCD-nRP		17-17-17		18-18-18		19-19-19			
Parameter	Symbol	Min	Max	Min	Max	Min	Max		
Supported CL settings with read DBI		11-16, 18-23		11-16, 18-23		12-16, 18-23		nCK	
Supported CWL settings		9-12, 14, 16, 18		9-12, 14, 16, 18		9-12, 14, 16, 18		nCK	

- Notes:
1. Speed Bin table is only valid with DLL enabled and gear-down mode disabled.
  2. When operating in  $t_{CK}$  WRITE preamble mode, CWL must be programmed to a value at least 1 clock greater than the lowest CWL setting supported in the applicable  $t_{CK}$  range.
  3. The programmed value of CWL must be less than or equal to programmed value of CL.
  4.  $t_{CK}$  (AVG) MIN.
  5. The DRAM supports 13.92ns with CL13 operation, 14.07ns with CL15 operation, and 14.16ns with CL17 operation at defined clock rates.
  6. If the clock period is less than 0.938ns and greater than or equal to 0.937ns, timing parameters that are derived off the clock will use 0.938ns as its reference. For example, if  $t_{CK}$  (MIN) = 0.938ns and  $t_{RP}$  = 14.06ns, then  $t_{RP}$  would require 15nCKs (14.06ns/ 0.938ns), but if  $t_{CK}$  (MIN) = 0.937ns and  $t_{RP}$  = 14.06ns, then  $t_{RP}$  would still require 15nCKs (14.06ns/ 0.937ns) and not 16nCKs (14.06ns/ 0.937ns).
  7. When calculating  $t_{RC}$  and  $t_{RP}$  in clocks, values may not be used in a combination that would violate  $t_{RAS}$ .

**Table 154: DDR4-2933 Speed Bins and Operating Conditions**

DDR4-2933 Speed Bin			-068E		-068		-068D		Unit
CL-nRCD-nRP			20-20-20		21-21-21		22-22-22		
Parameter	Symbol	Min	Max	Min	Max	Min	Max		
Internal READ command to first data	$t_{AA}$	13.64 <sup>5</sup>	19.00	14.32	19.00	15	19.00	ns	
Internal READ command to first data with read DBI enabled	$t_{AA\_DBI}$	$t_{AA}$ (MIN) + 4nCK	$t_{AA}$ (MAX) + 4nCK	$t_{AA}$ (MIN) + 4nCK	$t_{AA}$ (MAX) + 4nCK	$t_{AA}$ (MIN) + 4nCK	$t_{AA}$ (MAX) + 4nCK	ns	
ACTIVATE to internal READ or WRITE delay time	$t_{RCD}$	13.64	–	14.32	–	15	–	ns	
PRECHARGE command period	$t_{RP}$	13.64	–	14.32	–	15	–	ns	
ACTIVATE-to-PRECHARGE command period	$t_{RAS}$	32	9 × $t_{REFI}$	32	9 × $t_{REFI}$	32	9 × $t_{REFI}$	ns	
ACTIVATE-to-ACTIVATE or REFRESH command period	$t_{RC}$ <sup>6</sup>	$t_{RAS} + t_{RP}$	–	$t_{RAS} + t_{RP}$	–	$t_{RAS} + t_{RP}$	–	ns	
READ: nonDBI	READ: DBI	WRITE	Symbol	Min	Max	Min	Max	Unit	
CL = 9	CL = 11	CWL = 9	$t_{CK}$ <sup>4</sup>	1.5	1.9	Reserved		Reserved	
CL = 10	CL = 12	CWL = 9	$t_{CK}$ <sup>4</sup>	1.5	1.9	1.5	1.9	1.5	1.9
CL = 10	CL = 12	CWL = 9, 11	$t_{CK}$ <sup>4</sup>	Reserved		Reserved		Reserved	
CL = 11	CL = 13	CWL = 9, 11	$t_{CK}$ <sup>4</sup>	1.25	<1.5	1.25	<1.5	Reserved	
CL = 12	CL = 14	CWL = 9, 11	$t_{CK}$ <sup>4</sup>	1.25	<1.5	1.25	<1.5	1.25	<1.5

**Table 154: DDR4-2933 Speed Bins and Operating Conditions (Continued)**

DDR4-2933 Speed Bin			-068E		-068		-068D		Unit		
CL-nRCD-nRP			20-20-20		21-21-21		22-22-22				
Parameter		Symbol	Min	Max	Min	Max	Min	Max			
CL = 12	CL = 14	CWL = 10, 12	<sup>t</sup> CK <sup>4</sup>	Reserved		Reserved		Reserved		ns	
CL = 13	CL = 15	CWL = 10, 12	<sup>t</sup> CK <sup>4</sup>	1.071	<1.25	1.071	<1.25	Reserved		ns	
CL = 14	CL = 16	CWL = 10, 12	<sup>t</sup> CK <sup>4</sup>	1.071	<1.25	1.071	<1.25	1.071	<1.25	ns	
CL = 14	CL = 17	CWL = 11, 14	<sup>t</sup> CK <sup>4</sup>	Reserved		Reserved		Reserved		ns	
CL = 15	CL = 18	CWL = 11, 14	<sup>t</sup> CK <sup>4</sup>	0.937 <sup>6</sup>	<1.071	0.937	<1.071	Reserved		ns	
CL = 16	CL = 19	CWL = 11, 14	<sup>t</sup> CK <sup>4</sup>	0.937	<1.071	0.937	<1.071	0.937	<1.071	ns	
CL = 15	CL = 18	CWL = 12, 16	<sup>t</sup> CK <sup>4</sup>	Reserved		Reserved		Reserved		ns	
CL = 16	CL = 19	CWL = 12, 16	<sup>t</sup> CK <sup>4</sup>	Reserved		Reserved		Reserved		ns	
CL = 17	CL = 20	CWL = 12, 16	<sup>t</sup> CK <sup>4</sup>	0.833	<0.937	0.833	<0.937	Reserved		ns	
CL = 18	CL = 21	CWL = 12, 16	<sup>t</sup> CK <sup>4</sup>	0.833	<0.937	0.833	<0.937	0.833	<0.937	ns	
CL = 17	CL = 20	CWL = 14, 18	<sup>t</sup> CK <sup>4</sup>	Reserved		Reserved		Reserved		ns	
CL = 18	CL = 21	CWL = 14, 18	<sup>t</sup> CK <sup>4</sup>	Reserved		Reserved		Reserved		ns	
CL = 19	CL = 22	CWL = 14, 18	<sup>t</sup> CK <sup>4</sup>	0.750	<0.833	0.750	<0.833	0.750	<0.833	ns	
CL = 20	CL = 23	CWL = 14, 18	<sup>t</sup> CK <sup>4</sup>	0.750	<0.833	0.750	<0.833	0.750	<0.833	ns	
CL = 19	CL = 23	CWL = 16, 20	<sup>t</sup> CK <sup>4</sup>	Reserved		Reserved		Reserved		ns	
CL = 20	CL = 24	CWL = 16, 20	<sup>t</sup> CK <sup>4</sup>	0.682	<0.750	Reserved		Reserved		ns	
CL = 21	CL = 26	CWL = 16, 20	<sup>t</sup> CK <sup>4</sup>	0.682	<0.750	0.682	<0.750	Reserved		ns	
CL = 22	CL = 26	CWL = 16, 20	<sup>t</sup> CK <sup>4</sup>	0.682	<0.750	0.682	<0.750	0.682	<0.750	ns	
Supported CL settings			9-22		10-22		10, 12, 14, 16, 18, 19, 20, 22		nCK		
Supported CL settings with read DBI			11-16, 18-24, 26		12-16, 18-24, 26		12, 14, 16, 19, 21, 22, 23, 26		nCK		
Supported CWL settings			9-12, 14, 16, 18, 20		9-12, 14, 16, 18, 20		9-12, 14, 16, 18, 20		nCK		

- Notes:
1. Speed Bin table is only valid with DLL enabled and gear-down mode disabled.
  2. When operating in 2<sup>t</sup>CK WRITE preamble mode, CWL must be programmed to a value at least 1 clock greater than the lowest CWL setting supported in the applicable <sup>t</sup>CK range.
  3. The programmed value of CWL must be less than or equal to programmed value of CL.
  4. <sup>t</sup>CK (AVG) MIN.
  5. The DRAM supports 13.5ns with CL9 operation.
  6. If the clock period is less than 0.938ns and greater than or equal to 0.937ns, timing parameters that are derived off the clock will use 0.938ns as its reference. For example, if <sup>t</sup>CK (MIN) = 0.938ns and <sup>t</sup>RP = 14.06ns, then <sup>t</sup>RP would require 15nCKs (14.06ns/ 0.938ns), but if <sup>t</sup>CK (MIN) = 0.937ns and <sup>t</sup>RP = 14.06ns, then <sup>t</sup>RP would still require 15nCKs (14.06ns/ 0.938ns) and not 16nCKs (14.06ns/ 0.937ns).
  7. When calculating <sup>t</sup>RC and <sup>t</sup>RP in clocks, values may not be used in a combination that would violate <sup>t</sup>RAS.

**Table 155: DDR4-3200 Speed Bins and Operating Conditions**

DDR4-3200 Speed Bin			-062F		-062E		-062		Unit	
CL-nRCD-nRP			20-20-20		22-22-22		24-24-24			
Parameter		Symbol	Min	Max	Min	Max	Min	Max		
Internal READ command to first data		$t_{AA}$	12.5	19.00	13.75 <sup>5</sup>	19.00	15	19.00	ns	
Internal READ command to first data with read DBI enabled		$t_{AA\_DBI}$	$t_{AA}$ (MIN) + $4nCK$	$t_{AA}$ (MAX) + $4nCK$	$t_{AA}$ (MIN) + $4nCK$	$t_{AA}$ (MAX) + $4nCK$	$t_{AA}$ (MIN) + $4nCK$	$t_{AA}$ (MAX) + $4nCK$	ns	
ACTIVATE to internal READ or WRITE delay time		$t_{RCD}$	12.5	–	13.75 <sup>5</sup>	–	15	–	ns	
PRECHARGE command period		$t_{RP}$	12.5	–	13.75 <sup>5</sup>	–	15	–	ns	
ACTIVATE-to-PRECHARGE command period		$t_{RAS}$	32	$9 \times t_{REFI}$	32	$9 \times t_{REFI}$	32	$9 \times t_{REFI}$	ns	
ACTIVATE-to-ACTIVATE or REFRESH command period		$t_{RC}^6$	$t_{RAS} + t_{RP}$	–	$t_{RAS} + t_{RP}$	–	$t_{RAS} + t_{RP}$	–	ns	
READ: nonDBI	READ: DBI	WRITE	Symbol	Min	Max	Min	Max	Min	Max	
CL = 9	CL = 11	CWL = 9	$t_{CK}^4$	1.5	1.9	Reserved		Reserved		ns
CL = 10	CL = 12	CWL = 9	$t_{CK}^4$	1.5	1.9	1.5	1.9	1.5	1.9	ns
CL = 10	CL = 12	CWL = 9, 11	$t_{CK}^4$	Reserved		Reserved		Reserved		ns
CL = 11	CL = 13	CWL = 9, 11	$t_{CK}^4$	1.25	<1.5	1.25	<1.5	Reserved		ns
CL = 12	CL = 14	CWL = 9, 11	$t_{CK}^4$	1.25	<1.5	1.25	<1.5	1.25	<1.5	ns
CL = 12	CL = 14	CWL = 10, 12	$t_{CK}^4$	Reserved		Reserved		Reserved		ns
CL = 13	CL = 15	CWL = 10, 12	$t_{CK}^4$	1.071	<1.25	1.071	<1.25	Reserved		ns
CL = 14	CL = 16	CWL = 10, 12	$t_{CK}^4$	1.071	<1.25	1.071	<1.25	1.071	<1.25	ns
CL = 14	CL = 17	CWL = 11, 14	$t_{CK}^4$	Reserved		Reserved		Reserved		ns
CL = 15	CL = 18	CWL = 11, 14	$t_{CK}^4$	0.937 <sup>6</sup>	<1.071	0.937	<1.071	Reserved		ns
CL = 16	CL = 19	CWL = 11, 14	$t_{CK}^4$	0.937	<1.071	0.937	<1.071	0.937	<1.071	ns
CL = 15	CL = 18	CWL = 12, 16	$t_{CK}^4$	Reserved		Reserved		Reserved		ns
CL = 16	CL = 19	CWL = 12, 16	$t_{CK}^4$	0.833	<0.937	Reserved		Reserved		ns
CL = 17	CL = 20	CWL = 12, 16	$t_{CK}^4$	0.833	<0.937	0.833	<0.937	Reserved		ns
CL = 18	CL = 21	CWL = 12, 16	$t_{CK}^4$	0.833	<0.937	0.833	<0.937	0.833	<0.937	ns
CL = 17	CL = 20	CWL = 14, 18	$t_{CK}^4$	Reserved		Reserved		Reserved		ns
CL = 18	CL = 21	CWL = 14, 18	$t_{CK}^4$	0.750	<0.833	Reserved		Reserved		ns
CL = 19	CL = 22	CWL = 14, 18	$t_{CK}^4$	0.750	<0.833	0.750	<0.833	Reserved		ns
CL = 20	CL = 23	CWL = 14, 18	$t_{CK}^4$	0.750	<0.833	0.750	<0.833	0.750	<0.833	ns
CL = 20	CL = 24	CWL = 16, 20	$t_{CK}^4$	0.625	<0.750	Reserved		Reserved		ns
CL = 22	CL = 26	CWL = 16, 20	$t_{CK}^4$	0.625	<0.750	0.625	<0.750	Reserved		ns
CL = 24	CL = 28	CWL = 16, 20	$t_{CK}^4$	0.625	<0.750	0.625	<0.750	0.625	<0.750	ns
Supported CL settings			9-20, 22, 24			10-20, 22, 24		10, 12, 14, 16, 18, 20, 24		nCK

**Table 155: DDR4-3200 Speed Bins and Operating Conditions (Continued)**

DDR4-3200 Speed Bin		-062F		-062E		-062		Unit	
CL-nRCD-nRP		20-20-20		22-22-22		24-24-24			
Parameter	Symbol	Min	Max	Min	Max	Min	Max		
Supported CL settings with read DBI		11-16, 18-24, 26, 28		12-16, 18-22, 26, 28		12, 14, 16, 19, 21, 23, 28		nCK	
Supported CWL settings		9-12, 14, 16, 18, 20		9-12, 14, 16, 18, 20		9-12, 14, 16, 18, 20		nCK	

- Notes:
1. Speed Bin table is only valid with DLL enabled and gear-down mode disabled.
  2. When operating in  $t_{CK}$  WRITE preamble mode, CWL must be programmed to a value at least 1 clock greater than the lowest CWL setting supported in the applicable  $t_{CK}$  range.
  3. The programmed value of CWL must be less than or equal to programmed value of CL.
  4.  $t_{CK}$  (AVG) MIN.
  5. The DRAM requires 13.5ns for CL9 operation; JEDEC doesn't require CL9 support for a CL22 device.
  6. If the clock period is less than 0.938ns and greater than or equal to 0.937ns, timing parameters that are derived off the clock will use 0.938ns as its reference. For example, if  $t_{CK}$  (MIN) = 0.938ns and  $t_{RP}$  = 14.06ns, then  $t_{RP}$  would require 15nCKs (14.06ns/ 0.938ns), but if  $t_{CK}$  (MIN) = 0.937ns and  $t_{RP}$  = 14.06ns, then  $t_{RP}$  would still require 15nCKs (14.06ns/ 0.938ns) and not 16nCKs (14.06ns/ 0.937ns).
  7. When calculating  $t_{RC}$  and  $t_{RP}$  in clocks, values may not be used in such a combination that would violate  $t_{RAS}$ .

## Refresh Parameters By Device Density

**Table 156: Refresh Parameters by Device Density**

Parameter	Symbol		2Gb	4Gb	8Gb	16Gb	Unit	Notes
REF command to ACT or REF command time	$t_{RFC}$ (All bank groups)		160	260	350	550	ns	
Average periodic refresh interval	$t_{REFI}$	$0^{\circ}\text{C} \leq T_C \leq 85^{\circ}\text{C}$	7.8	7.8	7.8	7.8	$\mu\text{s}$	
		$0^{\circ}\text{C} < T_C \leq 95^{\circ}\text{C}$	3.9	3.9	3.9	3.9	$\mu\text{s}$	1

- Note:
1. Users should refer to the DRAM supplier data sheet and/or the DIMM SPD to determine if the devices support these options or requirements.



## Electrical Characteristics and AC Timing Parameters

### 4Gb: x4, x8, x16 DDR4 SDRAM

## Electrical Characteristics and AC Timing Parameters

**Table 157: Electrical Characteristics and AC Timing Parameters: DDR4-1600 through DDR4-2400**

Parameter	Symbol	DDR4-1600		DDR4-1866		DDR4-2133		DDR4-2400		Unit	Notes	
		Min	Max	Min	Max	Min	Max	Min	Max			
<b>Clock Timing</b>												
Clock period average (DLL off mode)	$t_{CK}$ (DLL_OFF)	8	20	8	20	8	20	8	20	ns		
Clock period average	$t_{CK}$ (AVG, DLL_ON)	1.25	1.9	1.071	1.9	0.937	1.9	0.833	1.9	ns	14	
High pulse width average	$t_{CH}$ (AVG)	0.48	0.52	0.48	0.52	0.48	0.52	0.48	0.52	$t_{CK}$ (AVG)		
Low pulse width average	$t_{CL}$ (AVG)	0.48	0.52	0.48	0.52	0.48	0.52	0.48	0.52	$t_{CK}$ (AVG)		
Clock period jitter	Total	$t_{JITper\_tot}$	-63	63	-54	54	-47	47	-42	42	ps	18 , 19
	Deterministic	$t_{JITper\_dj}$	-31	31	-27	27	-23	23	-21	21	ps	18
	DLL locking	$t_{JITper,lck}$	-50	50	-43	43	-38	38	-33	33	ps	
Clock absolute period	$t_{CK}$ (ABS)	$\text{MIN} = t_{CK} \text{ (AVG)} \text{ MIN} + t_{JITper\_tot} \text{ MIN}; \text{MAX} = t_{CK} \text{ (AVG)} \text{ MAX} + t_{JITper\_tot} \text{ MAX}$								ps		
Clock absolute high pulse width (includes duty cycle jitter)	$t_{CH}$ (ABS)	0.45	-	0.45	-	0.45	-	0.45	-	$t_{CK}$ (AVG)		
Clock absolute low pulse width (includes duty cycle jitter)	$t_{CL}$ (ABS)	0.45	-	0.45	-	0.45	-	0.45	-	$t_{CK}$ (AVG)		
Cycle-to-cycle jitter	Total	$t_{JITcc\_tot}$	-	125	-	107	-	94	-	83	ps	
	DLL locking	$t_{JITcc,lck}$	-	100	-	86	-	75	-	67	ps	



## Electrical Characteristics and AC Timing Parameters

### 4Gb: x4, x8, x16 DDR4 SDRAM

**Table 157: Electrical Characteristics and AC Timing Parameters: DDR4-1600 through DDR4-2400 (Continued)**

Parameter	Symbol	DDR4-1600		DDR4-1866		DDR4-2133		DDR4-2400		Unit	Notes
		Min	Max	Min	Max	Min	Max	Min	Max		
Cumulative error across	2 cycles	$t_{ERR2per}$	-92	92	-79	79	-69	69	-61	61	ps
	3 cycles	$t_{ERR3per}$	-109	109	-94	94	-82	82	-73	73	ps
	4 cycles	$t_{ERR4per}$	-121	121	-104	104	-91	91	-81	81	ps
	5 cycles	$t_{ERR5per}$	-131	131	-112	112	-98	98	-87	87	ps
	6 cycles	$t_{ERR6per}$	-139	139	-119	119	-104	104	-92	92	ps
	7 cycles	$t_{ERR7per}$	-145	145	-124	124	-109	109	-97	97	ps
	8 cycles	$t_{ERR8per}$	-151	151	-129	129	-113	113	-101	101	ps
	9 cycles	$t_{ERR9per}$	-156	156	-134	134	-117	117	-104	104	ps
	10 cycles	$t_{ERR10per}$	-160	160	-137	137	-120	120	-107	107	ps
	11 cycles	$t_{ERR11per}$	-164	164	-141	141	-123	123	-110	110	ps
	12 cycles	$t_{ERR12per}$	-168	168	-144	144	-126	126	-112	112	ps
	$n = 13, 14 \dots 49,$ 50 cycles	$t_{ERRnper}$	$t_{ERRnper} \text{ MIN} = (1 + 0.68\ln[n]) \times t_{JITper\_tot} \text{ MIN}$						ps		
<b>DQ Input Timing</b>											
Data setup time to DQS_t, DQS_c	Base (calibrated $V_{REF}$ )	$t_{DS}$	Refer to DQ Input Receiver Specification section (approximately 0.15 $t_{CK}$ to 0.28 $t_{CK}$ )						-		
	Noncalibrated $V_{REF}$	$t_{PDA\_S}$	minimum of 0.5UI						UI	23	
Data hold time from DQS_t, DQS_c	Base (calibrated $V_{REF}$ )	$t_{DH}$	Refer to DQ Input Receiver Specification section (approximately 0.15 $t_{CK}$ to 0.28 $t_{CK}$ )						-		
	Noncalibrated $V_{REF}$	$t_{PDA\_H}$	minimum of 0.5UI						UI	23	
DQ and DM minimum data pulse width for each input		$t_{DIPW}$	0.58	-	0.58	-	0.58	-	0.58	-	UI
<b>DQ Output Timing (DLL enabled)</b>											
DQS_t, DQS_c to DQ skew, per group, per access		$t_{DQSQ}$	-	0.16	-	0.16	-	0.16	-	0.17	UI
DQ output hold time from DQS_t, DQS_c		$t_{QH}$	0.76	-	0.76	-	0.76	-	0.74	-	UI
Data Valid Window per device: $t_{QH} -$ $t_{DQSQ}$ each device's output per UI		$t_{DVW_d}$	0.63		0.63		0.64		0.64		UI
Data Valid Window per device, per pin: $t_{QH} - t_{DQSQ}$ each device's output per UI		$t_{DVW_p}$	0.66	-	0.66	-	0.69	-	0.72	-	UI



## Electrical Characteristics and AC Timing Parameters

### 4Gb: x4, x8, x16 DDR4 SDRAM

**Table 157: Electrical Characteristics and AC Timing Parameters: DDR4-1600 through DDR4-2400 (Continued)**

Parameter	Symbol	DDR4-1600		DDR4-1866		DDR4-2133		DDR4-2400		Unit	Notes
		Min	Max	Min	Max	Min	Max	Min	Max		
DQ Low-Z time from CK_t, CK_c	$t_{LZDQ}$	-450	225	-390	195	-360	180	-330	175	ps	
DQ High-Z time from CK_t, CK_c	$t_{HZDQ}$	-	225	-	195	-	180	-	175	ps	
<b>DQ Strobe Input Timing</b>											
DQS_t, DQS_c rising edge to CK_t, CK_c rising edge for 1 $t_{CK}$ preamble	$t_{DQSS_{1ck}}$	-0.27	0.27	-0.27	0.27	-0.27	0.27	-0.27	0.27	CK	
DQS_t, DQS_c rising edge to CK_t, CK_c rising edge for 2 $t_{CK}$ preamble	$t_{DQSS_{2ck}}$	-0.50	0.50	-0.50	0.50	-0.50	0.50	-0.50	0.50	CK	
DQS_t, DQS_c differential input low pulse width	$t_{DQSL}$	0.46	0.54	0.46	0.54	0.46	0.54	0.46	0.54	CK	
DQS_t, DQS_c differential input high pulse width	$t_{DQSH}$	0.46	0.54	0.46	0.54	0.46	0.54	0.46	0.54	CK	
DQS_t, DQS_c falling edge setup to CK_t, CK_c rising edge	$t_{DSS}$	0.18	-	0.18	-	0.18	-	0.18	-	CK	
DQS_t, DQS_c falling edge hold from CK_t, CK_c rising edge	$t_{DSH}$	0.18	-	0.18	-	0.18	-	0.18	-	CK	
DQS_t, DQS_c differential WRITE preamble for 1 $t_{CK}$ preamble	$t_{WPRE_{1ck}}$	0.9	-	0.9	-	0.9	-	0.9	-	CK	
DQS_t, DQS_c differential WRITE preamble for 2 $t_{CK}$ preamble	$t_{WPRE_{2ck}}$	1.8	-	1.8	-	1.8	-	1.8	-	CK	
DQS_t, DQS_c differential WRITE postamble	$t_{WPST}$	0.33	-	0.33	-	0.33	-	0.33	-	CK	
<b>DQS Strobe Output Timing (DLL enabled)</b>											
DQS_t, DQS_c rising edge output access time from rising CK_t, CK_c	$t_{DQSCK}$	-225	225	-195	195	-180	180	-175	175	ps	
DQS_t, DQS_c rising edge output variance window per DRAM	$t_{DQSCKi}$	-	370	-	330	-	310	-	290	ps	
DQS_t, DQS_c differential output high time	$t_{QSH}$	0.4	-	0.4	-	0.4	-	0.4	-	CK	
DQS_t, DQS_c differential output low time	$t_{QSL}$	0.4	-	0.4	-	0.4	-	0.4	-	CK	
DQS_t, DQS_c Low-Z time (RL - 1)	$t_{LZDQS}$	-450	225	-390	195	-360	180	-330	175	ps	
DQS_t, DQS_c High-Z time (RL + BL/2)	$t_{HZDQS}$	-	225	-	195	-	180	-	175	ps	



## Electrical Characteristics and AC Timing Parameters

### 4Gb: x4, x8, x16 DDR4 SDRAM

**Table 157: Electrical Characteristics and AC Timing Parameters: DDR4-1600 through DDR4-2400 (Continued)**

Parameter	Symbol	DDR4-1600		DDR4-1866		DDR4-2133		DDR4-2400		Unit	Notes
		Min	Max	Min	Max	Min	Max	Min	Max		
DQS_t, DQS_c differential READ preamble for 1 <sup>t</sup> CK preamble	<sup>t</sup> RPRE <sub>1ck</sub>	0.9	–	0.9	–	0.9	–	0.9	–	CK	21
DQS_t, DQS_c differential READ preamble for 2 <sup>t</sup> CK preamble	<sup>t</sup> RPRE <sub>2ck</sub>	1.8	–	1.8	–	1.8	–	1.8	–	CK	21
DQS_t, DQS_c differential READ postamble	<sup>t</sup> RPST	0.33	–	0.33	–	0.33	–	0.33	–	CK	22
<b>Command and Address Timing</b>											
DLL locking time	<sup>t</sup> DLLK	597	–	597	–	768	–	768	–	CK	2, 4
CMD, ADDR setup time to CK_t, CK_c Base referenced to V <sub>IH(AC)</sub> and V <sub>IL(AC)</sub> levels	Base	<sup>t</sup> IS	115	–	100	–	80	–	62	–	ps
	V <sub>REFCA</sub>	<sup>t</sup> IS <sub>VREF</sub>	215	–	200	–	180	–	162	–	ps
CMD, ADDR hold time to CK_t, CK_c Base referenced to V <sub>IH(DC)</sub> and V <sub>IL(DC)</sub> levels	Base	<sup>t</sup> IH	140	–	125	–	105	–	87	–	ps
	V <sub>REFCA</sub>	<sup>t</sup> IH <sub>VREF</sub>	215	–	200	–	180	–	162	–	ps
CTRL, ADDR pulse width for each input	<sup>t</sup> IPW	600	–	525	–	460	–	410	–	ps	
ACTIVATE to internal READ or WRITE delay	<sup>t</sup> RCD	See Speed Bin Tables for <sup>t</sup> RCD							ns		
PRECHARGE command period	<sup>t</sup> RP	See Speed Bin Tables for <sup>t</sup> RP							ns		
ACTIVATE-to-PRECHARGE command period	<sup>t</sup> RAS	See Speed Bin Tables for <sup>t</sup> RAS							ns	13	
ACTIVATE-to-ACTIVATE or REF command period	<sup>t</sup> RC	See Speed Bin Tables for <sup>t</sup> RC							ns	13	
ACTIVATE-to-ACTIVATE command period to different bank groups for 1/2KB page size	<sup>t</sup> RRD_S (1/2KB)	MIN = greater of 4CK or 5ns	MIN = greater of 4CK or 4.2ns	MIN = greater of 4CK or 3.7ns	MIN = greater of 4CK or 3.3ns	CK	1				
ACTIVATE-to-ACTIVATE command period to different bank groups for 1KB page size	<sup>t</sup> RRD_S (1KB)	MIN = greater of 4CK or 5ns	MIN = greater of 4CK or 4.2ns	MIN = greater of 4CK or 3.7ns	MIN = greater of 4CK or 3.3ns	CK	1				
ACTIVATE-to-ACTIVATE command period to different bank groups for 2KB page size	<sup>t</sup> RRD_S (2KB)	MIN = greater of 4CK or 6ns	MIN = greater of 4CK or 5.3ns	MIN = greater of 4CK or 5.3ns	MIN = greater of 4CK or 5.3ns	CK	1				



## Electrical Characteristics and AC Timing Parameters

### 4Gb: x4, x8, x16 DDR4 SDRAM

**Table 157: Electrical Characteristics and AC Timing Parameters: DDR4-1600 through DDR4-2400 (Continued)**

Parameter	Symbol	DDR4-1600		DDR4-1866		DDR4-2133		DDR4-2400		Unit	Notes					
		Min	Max	Min	Max	Min	Max	Min	Max							
ACTIVATE-to-ACTIVATE command period to same bank groups for 1/2KB page size	$t_{RRD\_L}$ (1/2KB)	MIN = greater of 4CK or 6ns	MIN = greater of 4CK or 5.3ns	MIN = greater of 4CK or 5.3ns	MIN = greater of 4CK or 5.3ns	MIN = greater of 4CK or 4.9ns	MIN = greater of 4CK or 4.9ns	CK	1							
ACTIVATE-to-ACTIVATE command period to same bank groups for 1KB page size	$t_{RRD\_L}$ (1KB)	MIN = greater of 4CK or 6ns	MIN = greater of 4CK or 5.3ns	MIN = greater of 4CK or 5.3ns	MIN = greater of 4CK or 5.3ns	MIN = greater of 4CK or 4.9ns	MIN = greater of 4CK or 4.9ns	CK	1							
ACTIVATE-to-ACTIVATE command period to same bank groups for 2KB page size	$t_{RRD\_L}$ (2KB)	MIN = greater of 4CK or 7.5ns	MIN = greater of 4CK or 6.4ns	MIN = greater of 4CK or 6.4ns	MIN = greater of 4CK or 6.4ns	MIN = greater of 4CK or 6.4ns	MIN = greater of 4CK or 6.4ns	CK	1							
Four ACTIVATE windows for 1/2KB page size	$t_{FAW}$ (1/2KB)	MIN = greater of 16CK or 20ns	MIN = greater of 16CK or 17ns	MIN = greater of 16CK or 15ns	MIN = greater of 16CK or 13ns	ns										
Four ACTIVATE windows for 1KB page size	$t_{FAW}$ (1KB)	MIN = greater of 20CK or 25ns	MIN = greater of 20CK or 23ns	MIN = greater of 20CK or 21ns	MIN = greater of 20CK or 21ns	ns										
Four ACTIVATE windows for 2KB page size	$t_{FAW}$ (2KB)	MIN = greater of 28CK or 35ns	MIN = greater of 28CK or 30ns	MIN = greater of 28CK or 30ns	MIN = greater of 28CK or 30ns	ns										
WRITE recovery time	$t_{WR}$	MIN = 15ns						ns	6, 10, 1							
	$t_{WR_2}$	MIN = 1CK + $t_{WR}$						CK	6, 11, 1							
WRITE recovery time when CRC and DM are both enabled	$t_{WR\_CRC\_DM}$	MIN = $t_{WR}$ + greater of (4CK or 3.75ns)	MIN = $t_{WR}$ + greater of (5CK or 3.75ns)					CK	7, 10, 1							
	$t_{WR\_CRC\_DM_2}$	MIN = 1CK + $t_{WR\_CRC\_DM}$						CK	7, 11, 1							
Delay from start of internal WRITE transaction to internal READ command – Same bank group	$t_{WTR\_L}$	MIN = greater of 4CK or 7.5ns						CK	6, 10, 1							
	$t_{WTR\_L_2}$	MIN = 1CK + $t_{WTR\_L}$						CK	6, 11, 1							
Delay from start of internal WRITE transaction to internal READ command – Same bank group when CRC and DM are both enabled	$t_{WTR\_L\_CRC\_DM}$	MIN = $t_{WTR\_L}$ + greater of (4CK or 3.75ns)	MIN = $t_{WTR\_L}$ + greater of (5CK or 3.75ns)					CK	7, 10, 1							
	$t_{WTR\_L\_CRC\_DM_2}$	MIN = 1CK + $t_{WTR\_L\_CRC\_DM}$						CK	7, 11, 1							
Delay from start of internal WRITE transaction to internal READ command – Different bank group	$t_{WTR\_S}$	MIN = greater of (2CK or 2.5ns)						CK	6, 8, 9, 10, 1							
	$t_{WTR\_S_2}$	MIN = 1CK + $t_{WTR\_S}$						CK	6, 8, 9, 11, 1							

**Table 157: Electrical Characteristics and AC Timing Parameters: DDR4-1600 through DDR4-2400 (Continued)**

Parameter	Symbol	DDR4-1600		DDR4-1866		DDR4-2133		DDR4-2400		Unit	Notes
		Min	Max	Min	Max	Min	Max	Min	Max		
Delay from start of internal WRITE transaction to internal READ command – Different bank group when CRC and DM are both enabled	<sup>t</sup> WTR_S_CRC_DM	MIN = <sup>t</sup> WTR_S + greater of (4CK or 3.75ns)		MIN = <sup>t</sup> WTR_S + greater of (5CK or 3.75ns)						CK	7, 8, 9, 10, 1
	<sup>t</sup> WTR_S_CRC_DM <sub>2</sub>			MIN = 1CK + <sup>t</sup> WTR_S_CRC_DM						CK	7, 8, 9, 11, 1
READ-to-PRECHARGE time	<sup>t</sup> RTP			MIN = greater of 4CK or 7.5ns						CK	1
CAS_n-to-CAS_n command delay to different bank group	<sup>t</sup> CCD_S	4	-	4	-	4	-	4	-	CK	
CAS_n-to-CAS_n command delay to same bank group	<sup>t</sup> CCD_L	MIN = greater of 4CK or 6.25ns	-	MIN = greater of 4CK or 5.355ns	-	MIN = greater of 4CK or 5.355ns	-	MIN = greater of 4CK or 5ns	-	CK	15
Auto precharge write recovery + pre-charge time	<sup>t</sup> DAL (MIN)	MIN = WR + ROUNDUP <sup>t</sup> RP/ <sup>t</sup> CK (AVG); MAX = N/A								CK	
<b>MRS Command Timing</b>											
MRS command cycle time	<sup>t</sup> MRD	8	-	8	-	8	-	8	-	CK	
MRS command cycle time in PDA mode	<sup>t</sup> MRD_PDA	MIN = greater of (16nCK, 10ns)								CK	1
MRS command cycle time in CAL mode	<sup>t</sup> MRD_CAL	MIN = <sup>t</sup> MOD + <sup>t</sup> CAL								CK	
MRS command update delay	<sup>t</sup> MOD	MIN = greater of (24nCK, 15ns)								CK	1
MRS command update delay in PDA mode	<sup>t</sup> MOD_PDA	MIN = <sup>t</sup> MOD								CK	
MRS command update delay in CAL mode	<sup>t</sup> MOD_CAL	MIN = <sup>t</sup> MOD + <sup>t</sup> CAL								CK	
MRS command to DQS drive in preamble training	<sup>t</sup> SDO	MIN = <sup>t</sup> MOD + 9ns									
<b>MPR Command Timing</b>											
Multipurpose register recovery time	<sup>t</sup> MPRR	MIN = 1CK								CK	
Multipurpose register write recovery time	<sup>t</sup> WR_MPWR	MIN = <sup>t</sup> MOD + AL + PL									
<b>CRC Error Reporting Timing</b>											
CRC error to ALERT_n latency	<sup>t</sup> CRC_ALERT	3	13	3	13	3	13	3	13	ns	
CRC ALERT_n pulse width	<sup>t</sup> CRC_ALERT_PW	6	10	6	10	6	10	6	10	CK	

**Table 157: Electrical Characteristics and AC Timing Parameters: DDR4-1600 through DDR4-2400 (Continued)**

Parameter	Symbol	DDR4-1600		DDR4-1866		DDR4-2133		DDR4-2400		Unit	Notes
		Min	Max	Min	Max	Min	Max	Min	Max		
<b>CA Parity Timing</b>											
Parity latency	PL	4	–	4	–	4	–	5	–	CK	
Commands uncertain to be executed during this time	<sup>t</sup> PAR_UN-KNOWN	–	PL	–	PL	–	PL	–	PL	CK	
Delay from errant command to ALERT_n assertion	<sup>t</sup> PAR_ALERT_O_N	–	PL + 6ns	–	PL + 6ns	–	PL + 6ns	–	PL + 6ns	CK	
Pulse width of ALERT_n signal when asserted	<sup>t</sup> PAR_ALERT_PW	48	96	56	112	64	128	72	144	CK	
Time from alert asserted until DES commands required in persistent CA parity mode	<sup>t</sup> PAR_ALERT_RS_P	–	43	–	50	–	57	–	64	CK	
<b>CAL Timing</b>											
CS_n to command address latency	<sup>t</sup> CAL	3	–	4	–	4	–	5	–	CK	20
CS_n to command address latency in gear-down mode	<sup>t</sup> CALg	N/A	–	N/A	–	N/A	–	N/A	–	CK	
<b>MPSM Timing</b>											
Command path disable delay upon MPSM entry	<sup>t</sup> MPED	MIN = <sup>t</sup> MOD (MIN) + <sup>t</sup> CPDED (MIN)							CK	1	
Valid clock requirement after MPSM entry	<sup>t</sup> CKMPE	MIN = <sup>t</sup> MOD (MIN) + <sup>t</sup> CPDED (MIN)							CK	1	
Valid clock requirement before MPSM exit	<sup>t</sup> CKMPX	MIN = <sup>t</sup> CKSRX (MIN)							CK	1	
Exit MPSM to commands not requiring a locked DLL	<sup>t</sup> XMP	<sup>t</sup> XS (MIN)							CK		
Exit MPSM to commands requiring a locked DLL	<sup>t</sup> XMPDLL	MIN = <sup>t</sup> XMP (MIN) + <sup>t</sup> XSDL (MIN)							CK	1	
CS setup time to CKE	<sup>t</sup> MPX_S	MIN = <sup>t</sup> IS (MIN) + <sup>t</sup> IH (MIN)							ns		
CS_n HIGH hold time to CKE rising edge	<sup>t</sup> MPX_HH	MIN = <sup>t</sup> XP							ns		
CS_n LOW hold time to CKE rising edge	<sup>t</sup> MPX_LH	12	<sup>t</sup> XMP-1 0ns	12	<sup>t</sup> XMP-1 0ns	12	<sup>t</sup> XMP-1 0ns	12	<sup>t</sup> XMP-1 0ns	ns	
<b>Connectivity Test Timing</b>											
TEN pin HIGH to CS_n LOW – Enter CT mode	<sup>t</sup> CT_Enable	200	–	200	–	200	–	200	–	ns	



## 4Gb: x4, x8, x16 DDR4 SDRAM Electrical Characteristics and AC Timing Parameters

**Table 157: Electrical Characteristics and AC Timing Parameters: DDR4-1600 through DDR4-2400 (Continued)**

Parameter	Symbol	DDR4-1600		DDR4-1866		DDR4-2133		DDR4-2400		Unit	Notes
		Min	Max	Min	Max	Min	Max	Min	Max		
CS_n LOW and valid input to valid output	$t_{CT\_Valid}$	—	200	—	200	—	200	—	200	ns	
CK_t, CK_c valid and CKE HIGH after TEN goes HIGH	$t_{CTCKE\_Valid}$	10	—	10	—	10	—	10	—	ns	
<b>Calibration and <math>V_{REFDQ}</math> Train Timing</b>											
ZQCL command: Long calibration time	POWER-UP and RESET operation	$t_{ZQinit}$	1024	—	1024	—	1024	—	1024	—	CK
	Normal operation	$t_{ZQoper}$	512	—	512	—	512	—	512	—	CK
ZQCS command: Short calibration time	$t_{ZQCS}$	128	—	128	—	128	—	128	—	CK	
The $V_{REF}$ increment/decrement step time	$V_{REF\_time}$	MIN = 150ns									
Enter $V_{REFDQ}$ training mode to the first write or $V_{REFDQ}$ MRS command delay	$t_{VREFDQE}$	MIN = 150ns								ns	1
Exit $V_{REFDQ}$ training mode to the first WRITE command delay	$t_{VREFDQX}$	MIN = 150ns								ns	1
<b>Initialization and Reset Timing</b>											
Exit reset from CKE HIGH to a valid command	$t_{XPR}$	MIN = greater of 5CK or $t_{RFC}$ (MIN) + 10ns								CK	1
RESET_L pulse low after power stable	$t_{PW\_REST\_S}$	1.0	—	1.0	—	1.0	—	1.0	—	μs	
RESET_L pulse low at power-up	$t_{PW\_REST\_L}$	200	—	200	—	200	—	200	—	μs	
Begin power supply ramp to power supplies stable	$t_{VDDPR}$	MIN = N/A; MAX = 200								ms	
RESET_n LOW to power supplies stable	$t_{RPS}$	MIN = 0; MAX = 0								ns	
RESET_n LOW to I/O and $R_{TT}$ High-Z	$t_{IOZ}$	MIN = N/A; MAX = undefined								ns	
<b>Refresh Timing</b>											

**Table 157: Electrical Characteristics and AC Timing Parameters: DDR4-1600 through DDR4-2400 (Continued)**

Parameter	Symbol	DDR4-1600		DDR4-1866		DDR4-2133		DDR4-2400		Unit	Notes	
		Min	Max	Min	Max	Min	Max	Min	Max			
REFRESH-to-ACTIVATE or REFRESH command period (all bank groups)	4Gb	<sup>t</sup> RFC1			MIN = 260						ns	
		<sup>t</sup> RFC2			MIN = 160						ns	
		<sup>t</sup> RFC4			MIN = 110						ns	
	8Gb	<sup>t</sup> RFC1			MIN = 350						ns	
		<sup>t</sup> RFC2			MIN = 260						ns	
		<sup>t</sup> RFC4			MIN = 160						ns	
	16Gb	<sup>t</sup> RFC1			MIN = 550						ns	
		<sup>t</sup> RFC2			MIN = 350						ns	
		<sup>t</sup> RFC4			MIN = 260						ns	
Average periodic refresh interval	0°C ≤ T <sub>C</sub> ≤ 85°C	<sup>t</sup> REFI			MIN = N/A; MAX = 7.8						μs	
	85°C < T <sub>C</sub> ≤ 95°C	<sup>t</sup> REFI			MIN = N/A; MAX = 3.9						μs	
<b>Self Refresh Timing</b>												
Exit self refresh to commands not requiring a locked DLL SRX to commands not requiring a locked DLL in self refresh abort	<sup>t</sup> XS			MIN = <sup>t</sup> RFC + 10ns						ns	1	
	<sup>t</sup> XS_ABORT			MIN = <sup>t</sup> RFC4 + 10ns						ns	1	
Exit self refresh to ZQCL, ZQCS and MRS (CL, CWL, WR, RTP and gear-down)	<sup>t</sup> XS_FAST			MIN = <sup>t</sup> RFC4 + 10ns						ns	1	
Exit self refresh to commands requiring a locked DLL	<sup>t</sup> XSDLL			MIN = <sup>t</sup> DLLK (MIN)						CK	1	
Minimum CKE low pulse width for self refresh entry to self refresh exit timing	<sup>t</sup> CKESR			MIN = <sup>t</sup> CKE (MIN) + 1nCK						CK	1	
Minimum CKE low pulse width for self refresh entry to self refresh exit timing when CA parity is enabled	<sup>t</sup> CKESR_PAR			MIN = <sup>t</sup> CKE (MIN) + 1nCK + PL						CK	1	
Valid clocks after self refresh entry (SRE) or power-down entry (PDE)	<sup>t</sup> CKSRE			MIN = greater of (5CK, 10ns)						CK	1	
Valid clock requirement after self refresh entry or power-down when CA parity is enabled	<sup>t</sup> CKSRE_PAR			MIN = greater of (5CK, 10ns) + PL						CK	1	
Valid clocks before self refresh exit (SRX) or power-down exit (PDX), or reset exit	<sup>t</sup> CKSRX			MIN = greater of (5CK, 10ns)						CK	1	
<b>Power-Down Timing</b>												

**Table 157: Electrical Characteristics and AC Timing Parameters: DDR4-1600 through DDR4-2400 (Continued)**

Parameter	Symbol	DDR4-1600		DDR4-1866		DDR4-2133		DDR4-2400		Unit	Notes	
		Min	Max	Min	Max	Min	Max	Min	Max			
Exit power-down with DLL on to any valid command	$t_{XP}$	MIN = greater of 4CK or 6ns									CK 1	
Exit power-down with DLL on to any valid command when CA Parity is enabled.	$t_{XP\_PAR}$	MIN = (greater of 4CK or 6ns) + PL									CK 1	
CKE MIN pulse width	$t_{CKE}(\text{MIN})$	MIN = greater of 3CK or 5ns									CK 1	
Command pass disable delay	$t_{CPDED}$	4	-	4	-	4	-	4	-	CK		
Power-down entry to power-down exit timing	$t_{PD}$	MIN = $t_{CKE}(\text{MIN})$ ; MAX = 9 × $t_{REFI}$									CK	
Begin power-down period prior to CKE registered HIGH	$t_{ANPD}$	WL - 1CK									CK	
Power-down entry period: ODT either synchronous or asynchronous	PDE	Greater of $t_{ANPD}$ or $t_{RFC}$ - REFRESH command to CKE LOW time									CK	
Power-down exit period: ODT either synchronous or asynchronous	PDX	$t_{ANPD} + t_{XSDLL}$									CK	
<b>Power-Down Entry Minimum Timing</b>												
ACTIVATE command to power-down entry	$t_{ACTPDEN}$	1	-	1	-	2	-	2	-	CK		
PRECHARGE/PRECHARGE ALL command to power-down entry	$t_{PRPDEN}$	1	-	1	-	2	-	2	-	CK		
REFRESH command to power-down entry	$t_{REFPDEN}$	1	-	1	-	2	-	2	-	CK		
MRS command to power-down entry	$t_{MRSPDEN}$	MIN = $t_{MOD}(\text{MIN})$									CK 1	
READ/READ with auto precharge command to power-down entry	$t_{RDPDEN}$	MIN = RL + 4 + 1									CK 1	
WRITE command to power-down entry (BL8OTF, BL8MRS, BC4OTF)	$t_{WRPDEN}$	MIN = WL + 4 + $t_{WR}/t_{CK}(\text{AVG})$									CK 1	
WRITE command to power-down entry (BC4MRS)	$t_{WRPBC4DEN}$	MIN = WL + 2 + $t_{WR}/t_{CK}(\text{AVG})$									CK 1	
WRITE with auto precharge command to power-down entry (BL8OTF, BL8MRS, BC4OTF)	$t_{WRAPDEN}$	MIN = WL + 4 + WR + 1									CK 1	
WRITE with auto precharge command to power-down entry (BC4MRS)	$t_{WRAPBC4DEN}$	MIN = WL + 2 + WR + 1									CK 1	
<b>ODT Timing</b>												



## Electrical Characteristics and AC Timing Parameters

### 4Gb: x4, x8, x16 DDR4 SDRAM

**Table 157: Electrical Characteristics and AC Timing Parameters: DDR4-1600 through DDR4-2400 (Continued)**

Parameter	Symbol	DDR4-1600		DDR4-1866		DDR4-2133		DDR4-2400		Unit	Notes
		Min	Max	Min	Max	Min	Max	Min	Max		
Direct ODT turn-on latency	DODTLon			WL - 2 = CWL + AL + PL - 2						CK	
Direct ODT turn-off latency	DODTLooff			WL - 2 = CWL + AL + PL - 2						CK	
R <sub>TT</sub> dynamic change skew	<sup>t</sup> ADC	0.3	0.7	0.3	0.7	0.3	0.7	0.3	0.7	CK	
Asynchronous R <sub>TT(NOM)</sub> turn-on delay (DLL off)	<sup>t</sup> AONAS	1	9	1	9	1	9	1	9	ns	
Asynchronous R <sub>TT(NOM)</sub> turn-off delay (DLL off)	<sup>t</sup> AOFAS	1	9	1	9	1	9	1	9	ns	
ODT HIGH time with WRITE command and BL8	ODTH8 1 <sup>t</sup> CK	6	–	6	–	6	–	6	–	CK	
	ODTH8 2 <sup>t</sup> CK	7	–	7	–	7	–	7	–		
ODT HIGH time without WRITE command or with WRITE command and BC4	ODTH4 1 <sup>t</sup> CK	4	–	4	–	4	–	4	–	CK	
	ODTH4 2 <sup>t</sup> CK	5	–	5	–	5	–	5	–		
<b>Write Leveling Timing</b>											
First DQS_t, DQS_c rising edge after write leveling mode is programmed	<sup>t</sup> WLMRD	40	–	40	–	40	–	40	–	CK	
DQS_t, DQS_c delay after write leveling mode is programmed	<sup>t</sup> WLDQSEN	25	–	25	–	25	–	25	–	CK	
Write leveling setup from rising CK_t, CK_c crossing to rising DQS_t, DQS_c crossing	<sup>t</sup> WLS	0.13	–	0.13	–	0.13	–	0.13	–	<sup>t</sup> CK (AVG)	
Write leveling hold from rising DQS_t, DQS_c crossing to rising CK_t, CK_c crossing	<sup>t</sup> WLH	0.13	–	0.13	–	0.13	–	0.13	–	<sup>t</sup> CK (AVG)	
Write leveling output delay	<sup>t</sup> WLO	0	9.5	0	9.5	0	9.5	0	9.5	ns	
Write leveling output error	<sup>t</sup> WLOE	0	2	0	2	0	2	0	2	ns	
<b>Gear-Down Timing (Not Supported Below DDR4-2666)</b>											
Exit reset from CKE HIGH to a valid MRS gear-down	<sup>t</sup> XPR_GEAR	N/A		N/A		N/A		N/A		CK	
CKE HIGH assert to gear-down enable time)	<sup>t</sup> XS_GEAR	N/A		N/A		N/A		N/A		CK	
MRS command to sync pulse time	<sup>t</sup> SYNC_GEAR	N/A		N/A		N/A		N/A		CK	
Sync pulse to first valid command	<sup>t</sup> CMD_GEAR	N/A		N/A		N/A		N/A		CK	
Gear-down setup time	<sup>t</sup> GEAR_setup	N/A	–	N/A	–	N/A	–	N/A	–	CK	
Gear-down hold time	<sup>t</sup> GEAR_hold	N/A	–	N/A	–	N/A	–	N/A	–	CK	

- Notes:
1. Maximum limit not applicable.
  2.  $t_{CCD\_L}$  and  $t_{DLLK}$  should be programmed according to the value defined per operating frequency.
  3. Although unlimited row accesses to the same row is allowed within the refresh period, excessive row accesses to the same row over a long term can result in degraded operation.
  4. Data rate is greater than or equal to 1066 Mb/s.
  5. RFUcorr
  6. WRITE-to-READ when CRC and DM are both not enabled.
  7. WRITE-to-READ delay when CRC and DM are both enabled.
  8. The start of internal write transactions is defined as follows:
    - For BL8 (fixed by MRS and on-the-fly): rising clock edge four clock cycles after WL
    - For BC4 (on-the-fly): rising clock edge four clock cycles after WL
    - For BC4 (fixed by MRS): rising clock edge two clock cycles after WL
  9. For these parameters, the device supports  $t_nPARAM[nCK] = RU[tPARAM[ns]/tCK(AVG)[ns]]$ , in clock cycles, assuming all input clock jitter specifications are satisfied.
  10. When operating in  $1^{tCK}$  WRITE preamble mode.
  11. When operating in  $2^{tCK}$  WRITE preamble mode.
  12. When CA parity mode is selected and the DLLoff mode is used, each REF command requires an additional "PL" added to  $tRFC$  refresh time.
  13. DRAM devices should be evenly addressed when being accessed. Disproportionate accesses to a particular row address may result in reduction of the product lifetime and/or reduction in data retention ability.
  14. Applicable from  $tCK(AVG)$  MIN to  $tCK(AVG)$  MAX as stated in the Speed Bin tables.
  15. JEDEC specifies a minimum of five clocks.
  16. The maximum read postamble is bound by  $tDQSCK(MIN)$  plus  $tQSH(MIN)$  on the left side and  $tHZ(DQS)MAX$  on the right side.
  17. The reference level of DQ output signal is specified with a midpoint as a widest part of output signal eye, which should be approximately  $0.7 \times V_{DDQ}$  as a center level of the static single-ended output peak-to-peak swing with a driver impedance of 34 ohms and an effective test load of 50 ohms to  $V_{TT} = V_{DDQ}$ .
  18. JEDEC hasn't agreed upon the definition of the deterministic jitter; the user should focus on meeting the total limit.
  19. Spread spectrum is not included in the jitter specification values. However, the input clock can accommodate spread-spectrum at a sweep rate in the range of 20–60 kHz with an additional 1% of  $tCK(AVG)$  as a long-term jitter component; however, the spread spectrum may not use a clock rate below  $tCK(AVG)$  MIN.
  20. The actual  $tCAL$  minimum is the larger of 3 clocks or  $3.748ns/tCK$ ; the table lists the applicable clocks required at targeted speed bin.
  21. The maximum READ preamble is bounded by  $tLZ(DQS)MIN$  on the left side and  $tDQSCK(MAX)$  on the right side. See figure in the Clock to Data Strobe Relationship section. Boundary of DQS Low-Z occur one cycle earlier in  $2^{tCK}$  toggle mode, which is illustrated in the READ Preamble section.
  22. DQ falling signal middle-point of transferring from HIGH to LOW to first rising edge of DQS differential signal cross-point.
  23. The  $tPDA_S/tPDA_H$  parameters may use the  $tDS/tDH$  limits, respectively, if the signal is LOW the entire BL8.



## Electrical Characteristics and AC Timing Parameters Through 3200

**4Gb: x4, x8, x16 DDR4 SDRAM  
Through 3200**

# Electrical Characteristics and AC Timing Parameters: 2666 Through 3200

**Table 158: Electrical Characteristics and AC Timing Parameters**

Parameter	Symbol	DDR4-2666		DDR4-2933		DDR4-3200		Reserved		Unit	Notes
		Min	Max	Min	Max	Min	Max	Min	Max		
<b>Clock Timing</b>											
Clock period average (DLL off mode)	$t_{CK}$ (DLL_OFF)	8	20	8	20	8	20			ns	
Clock period average	$t_{CK}$ (AVG, DLL_ON)	0.75	1.9	0.682	1.9	0.625	1.9			ns	14
High pulse width average	$t_{CH}$ (AVG)	0.48	0.52	0.48	0.52	0.48	0.52			$t_{CK}$ (AVG)	
Low pulse width average	$t_{CL}$ (AVG)	0.48	0.52	0.48	0.52	0.48	0.52			$t_{CK}$ (AVG)	
Clock period jitter	Total	$t_{JITper\_tot}$	-38	38	-34	34	-32	32		ps	18 , 19
	Deterministic	$t_{JITper\_dj}$	-19	19	-17	17	-16	16		ps	18
	DLL locking	$t_{JITper,lck}$	-30	30	-27	27	-25	25		ps	
Clock absolute period	$t_{CK}$ (ABS)	$\text{MIN} = t_{CK} \text{ (AVG)} \text{ MIN} + t_{JITper\_tot} \text{ MIN}; \text{MAX} = t_{CK} \text{ (AVG)} \text{ MAX} + t_{JITper\_tot} \text{ MAX}$								ps	
Clock absolute high pulse width (includes duty cycle jitter)	$t_{CH}$ (ABS)	0.45	-	0.45	-	0.45	-			$t_{CK}$ (AVG)	
Clock absolute low pulse width (includes duty cycle jitter)	$t_{CL}$ (ABS)	0.45	-	0.45	-	0.45	-			$t_{CK}$ (AVG)	
Cycle-to-cycle jitter	Total	$t_{JITcc\_tot}$	-	75	-	68	-	62		ps	
	DLL locking	$t_{JITcc,lck}$	-	60	-	55	-	62		ps	

**Table 158: Electrical Characteristics and AC Timing Parameters (Continued)**

Parameter	Symbol	DDR4-2666		DDR4-2933		DDR4-3200		Reserved		Unit	Notes
		Min	Max	Min	Max	Min	Max	Min	Max		
Cumulative error across	2 cycles	$t_{ERR2per}$	-55	55	-50	50	-46	46			ps
	3 cycles	$t_{ERR3per}$	-66	66	-60	60	-55	55			ps
	4 cycles	$t_{ERR4per}$	-73	73	-66	66	-61	61			ps
	5 cycles	$t_{ERR5per}$	-78	78	-71	71	-65	65			ps
	6 cycles	$t_{ERR6per}$	-83	83	-75	75	-69	69			ps
	7 cycles	$t_{ERR7per}$	-87	87	-79	79	-73	73			ps
	8 cycles	$t_{ERR8per}$	-91	91	-83	83	-76	76			ps
	9 cycles	$t_{ERR9per}$	-94	94	-85	85	-78	78			ps
	10 cycles	$t_{ERR10per}$	-96	96	-88	88	-80	80			ps
	11 cycles	$t_{ERR11per}$	-99	99	-90	90	-83	83			ps
	12 cycles	$t_{ERR12per}$	-101	101	-92	92	-84	84			ps
	$n = 13, 14 \dots 49,$ 50 cycles	$t_{ERRnper}$	$t_{ERRnper} \text{ MIN} = (1 + 0.68\ln[n]) \times t_{JITper\_tot} \text{ MIN}$ $t_{ERRnper} \text{ MAX} = (1 + 0.68\ln[n]) \times t_{JITper\_tot} \text{ MAX}$						ps		
<b>DQ Input Timing</b>											
Data setup time to DQS_t, DQS_c	Base (calibrated $V_{REF}$ )	$t_{DS}$	Refer to DQ Input Receiver Specification section (approximately 0.15 $t_{CK}$ to 0.28 $t_{CK}$ )						-		
	Non-calibrated $V_{REF}$	$t_{PDA\_S}$	minimum of 0.5ui						UI	23	
Data hold time from DQS_t, DQS_c	Base (calibrated $V_{REF}$ )	$t_{DH}$	Refer to DQ Input Receiver Specification section (approximately 0.15 $t_{CK}$ to 0.28 $t_{CK}$ )						-		
	Non-calibrated $V_{REF}$	$t_{PDA\_H}$	minimum of 0.5UI						UI	23	
DQ and DM minimum data pulse width for each input		$t_{DIPW}$	0.58	-	0.58	-	0.58	-			UI
<b>DQ Output Timing (DLL enabled)</b>											
DQS_t, DQS_c to DQ skew, per group, per access		$t_{DQSQ}$	-	0.18	-	0.19	-	0.22			UI
DQ output hold time from DQS_t, DQS_c		$t_{QH}$	0.74	-	0.74	-	0.74	-			UI
Data Valid Window per device: $t_{QH} - t_{DQSQ}$ each device's output per IU		$t_{DVW_d}$	0.64	-	0.64	-	0.64	-			UI
Data Valid Window per device, per pin: $t_{QH} - t_{DQSQ}$ each device's output per IU		$t_{DVW_p}$	0.72	-	0.72	-	0.72	-			UI



## Electrical Characteristics and AC Timing Parameters

**4Gb: x4, x8, x16 DDR4 SDRAM  
Parameters: 2666 Through 3200**

Through 3200

**Table 158: Electrical Characteristics and AC Timing Parameters (Continued)**

Parameter	Symbol	DDR4-2666		DDR4-2933		DDR4-3200		Reserved		Unit	Notes
		Min	Max	Min	Max	Min	Max	Min	Max		
DQ Low-Z time from CK_t, CK_c	$t_{LZDQ}$	-310	170	-280	165	-250	160			ps	
DQ High-Z time from CK_t, CK_c	$t_{HZDQ}$	-	170	-	165	-	160			ps	
<b>DQ Strobe Input Timing</b>											
DQS_t, DQS_c rising edge to CK_t, CK_c rising edge for 1 <sup>t</sup> CKpreamble	$t_{DQSS_{1ck}}$	-0.27	0.27	-0.27	0.27	-0.27	0.27			CK	
DQS_t, DQS_c rising edge to CK_t, CK_c rising edge for 2 <sup>t</sup> CKpreamble	$t_{DQSS_{2ck}}$	-0.50	0.50	-0.50	0.50	-0.50	0.50			CK	
DQS_t, DQS_c differential input low pulse width	$t_{DQSL}$	0.46	0.54	0.46	0.54	0.46	0.54			CK	
DQS_t, DQS_c differential input high pulse width	$t_{DQSH}$	0.46	0.54	0.46	0.54	0.46	0.54			CK	
DQS_t, DQS_c falling edge setup to CK_t, CK_c rising edge	$t_{DSS}$	0.18	-	0.18	-	0.18	-			CK	
DQS_t, DQS_c falling edge hold from CK_t, CK_c rising edge	$t_{DSH}$	0.18	-	0.18	-	0.18	-			CK	
DQS_t, DQS_c differential WRITE preamble for 1 <sup>t</sup> CKpreamble	$t_{WPRE_{1ck}}$	0.9	-	0.9	-	0.9	-			CK	
DQS_t, DQS_c differential WRITE preamble for 2 <sup>t</sup> CKpreamble	$t_{WPRE_{2ck}}$	1.8	-	1.8	-	1.8	-			CK	
DQS_t, DQS_c differential WRITE postamble	$t_{WPST}$	0.33	-	0.33	-	0.33	-			CK	
<b>DQS Strobe Output Timing (DLL enabled)</b>											
DQS_t, DQS_c rising edge output access time from rising CK_t, CK_c	$t_{DQSCK}$	-170	170	-165	165	-160	160			ps	
DQS_t, DQS_c rising edge output variance window per DRAM	$t_{DQSCKi}$	-	270	-	265	-	260			ps	
DQS_t, DQS_c differential output high time	$t_{QSH}$	0.40	-	0.40	-	0.40	-			CK	
DQS_t, DQS_c differential output low time	$t_{QSL}$	0.40	-	0.40	-	0.40	-			CK	
DQS_t, DQS_c Low-Z time (RL - 1)	$t_{LZDQS}$	-310	170	-280	165	-250	160			ps	
DQS_t, DQS_c High-Z time (RL + BL/2)	$t_{HZDQS}$	-	170	-	165	-	160			ps	



## Electrical Characteristics and AC Timing Parameters

**4Gb: x4, x8, x16 DDR4 SDRAM Through 3200**

**Table 158: Electrical Characteristics and AC Timing Parameters (Continued)**

Parameter	Symbol	DDR4-2666		DDR4-2933		DDR4-3200		Reserved		Unit	Notes
		Min	Max	Min	Max	Min	Max	Min	Max		
DQS_t, DQS_c differential READ preamble for 1tCKpreamble	$t_{RPRE_{1ck}}$	0.9	–	0.9	–	0.9	–			CK	21
DQS_t, DQS_c differential READ preamble for 2tCKpreamble	$t_{RPRE_{2ck}}$	1.8	–	1.8	–	1.8	–			CK	21
DQS_t, DQS_c differential READ postamble	$t_{RPST}$	0.33	–	0.33	–	0.33	–			CK	22
<b>Command and Address Timing</b>											
DLL locking time	$t_{DLLK}$	854	–	940	–	1024	–			CK	2, 3
CMD, ADDR setup time to CK_t, CK_c referenced to V <sub>IH(AC)</sub> and V <sub>IL(AC)</sub> levels	Base	$t_{IS}$	55	–	48	–	40	–		ps	
	$V_{REFCA}$	$t_{IS_{VREF}}$	145	–	138	–	130	–		ps	
CMD, ADDR hold time to CK_t, CK_c referenced to V <sub>IH(DC)</sub> and V <sub>IL(DC)</sub> levels	Base	$t_{IH}$	80	–	73	–	65	–		ps	
	$V_{REFCA}$	$t_{IH_{VREF}}$	145	–	138	–	130	–		ps	
CTRL, ADDR pulse width for each input	$t_{IPW}$	385	–	365	–	350	–			ps	
ACTIVATE to internal READ or WRITE delay	$t_{RCD}$	See Speed Bin Tables for $t_{RCD}$							ns		
PRECHARGE command period	$t_{RP}$	See Speed Bin Tables for $t_{RP}$							ns		
ACTIVATE-to-PRECHARGE command period	$t_{RAS}$	See Speed Bin Tables for $t_{RAS}$							ns	13	
ACTIVATE-to-ACTIVATE or REF command period	$t_{RC}$	See Speed Bin Tables for $t_{RC}$							ns	13	
ACTIVATE-to-ACTIVATE command period to different bank groups for 1/2KB page size	$t_{RRD_S}$ (1/2KB)	MIN = greater of 4CK or 3.0ns		MIN = greater of 4CK or 2.7ns		MIN = greater of 4CK or 2.5ns				CK	1
ACTIVATE-to-ACTIVATE command period to different bank groups for 1KB page size	$t_{RRD_S}$ (1KB)	MIN = greater of 4CK or 3.0ns		MIN = greater of 4CK or 2.7ns		MIN = greater of 4CK or 2.5ns				CK	1
ACTIVATE-to-ACTIVATE command period to different bank groups for 2KB page size	$t_{RRD_S}$ (2KB)	MIN = greater of 4CK or 5.3ns		MIN = greater of 4CK or 5.3ns		MIN = greater of 4CK or 5.3ns				CK	1



## Electrical Characteristics and AC Timing Parameters

**4Gb: x4, x8, x16 DDR4 SDRAM Through 3200**

**Table 158: Electrical Characteristics and AC Timing Parameters (Continued)**

Parameter	Symbol	DDR4-2666		DDR4-2933		DDR4-3200		Reserved		Unit	Notes
		Min	Max	Min	Max	Min	Max	Min	Max		
ACTIVATE-to-ACTIVATE command period to same bank groups for 1/2KB page size	$t_{RRD\_L}$ (1/2KB)	MIN = greater of 4CK or 4.9ns		MIN = greater of 4CK or 4.9ns		MIN = greater of 4CK or 4.9ns				CK	1
ACTIVATE-to-ACTIVATE command period to same bank groups for 1KB page size	$t_{RRD\_L}$ (1KB)	MIN = greater of 4CK or 4.9ns		MIN = greater of 4CK or 4.9ns		MIN = greater of 4CK or 4.9ns				CK	1
ACTIVATE-to-ACTIVATE command period to same bank groups for 2KB page size	$t_{RRD\_L}$ (2KB)	MIN = greater of 4CK or 6.4ns		MIN = greater of 4CK or 6.4ns		MIN = greater of 4CK or 6.4ns				CK	1
Four ACTIVATE windows for 1/2KB page size	$t_{FAW}$ (1/2KB)	MIN = greater of 16CK or 12ns		MIN = greater of 16CK or 10.875ns		MIN = greater of 16CK or 10ns				ns	
Four ACTIVATE windows for 1KB page size	$t_{FAW}$ (1KB)	MIN = greater of 20CK or 21ns		MIN = greater of 20CK or 21ns		MIN = greater of 20CK or 21ns				ns	
Four ACTIVATE windows for 2KB page size	$t_{FAW}$ (2KB)	MIN = greater of 28CK or 30ns		MIN = greater of 28CK or 30ns		MIN = greater of 28CK or 30ns				ns	
WRITE recovery time	$t_{WR}$	MIN = 15ns								ns	5, 10, 1
	$t_{WR_2}$	MIN = 1CK + $t_{WR}$								CK	5, 11, 1
WRITE recovery time when CRC and DM are both enabled	$t_{WR\_CRC\_DM}$	MIN = $t_{WR}$ + greater of (5CK or 3.75ns)								CK	6, 10, 1
WRITE recovery time when CRC and DM are both enabled	$t_{WR\_CRC\_DM_2}$	MIN = 1CK + $t_{WR\_CRC\_DM}$								CK	6, 11, 1
Delay from start of internal WRITE transaction to internal READ command – Same bank group	$t_{WTR\_L}$	MIN = greater of 4CK or 7.5ns								CK	5, 10, 1
	$t_{WTR\_L_2}$	MIN = 1CK + $t_{WTR\_L}$								CK	5, 11, 1
Delay from start of internal WRITE transaction to internal READ command – Same bank group when CRC and DM are both enabled	$t_{WTR\_L\_CRC\_DM}$	MIN = $t_{WTR\_L}$ + greater of (5CK or 3.75ns)								CK	6, 10, 1
	$t_{WTR\_L\_CRC\_DM_2}$	MIN = 1CK + $t_{WTR\_L\_CRC\_DM}$								CK	6, 11, 1
Delay from start of internal WRITE transaction to internal READ command – Different bank group	$t_{WTR\_S}$	MIN = greater of (2CK or 2.5ns)								CK	5, 7, 8, 10, 1
	$t_{WTR\_S_2}$	MIN = 1CK + $t_{WTR\_S}$								CK	5, 7, 8, 11, 1
Delay from start of internal WRITE transaction to internal READ command – Different bank group when CRC and DM are both enabled	$t_{WTR\_S\_CRC\_DM}$	MIN = $t_{WTR\_S}$ + greater of (5CK or 3.75ns)								CK	6, 7, 8, 10, 1
	$t_{WTR\_S\_CRC\_DM_2}$	MIN = 1CK + $t_{WTR\_S\_CRC\_DM}$								CK	6, 7, 8, 11, 1

**Table 158: Electrical Characteristics and AC Timing Parameters (Continued)**

Parameter	Symbol	DDR4-2666		DDR4-2933		DDR4-3200		Reserved		Unit	Notes
		Min	Max	Min	Max	Min	Max	Min	Max		
READ-to-PRECHARGE time	$t_{RTP}$	MIN = greater of 4CK or 7.5ns						CK		1	
CAS_n-to-CAS_n command delay to different bank group	$t_{CCD\_S}$	4	-	4	-	4	-	CK			
CAS_n-to-CAS_n command delay to same bank group	$t_{CCD\_L}$	MIN = greater of 4CK or 5ns	-	MIN = greater of 4CK or 5ns	-	MIN = greater of 4CK or 5ns	-	CK		15	
Auto precharge write recovery + pre-charge time	$t_{DAL}(\text{MIN})$	MIN = WR + ROUNDUP( $t_{RP}/t_{CK}(\text{AVG})$ ); MAX = N/A						CK			
<b>MRS Command Timing</b>											
MRS command cycle time	$t_{MRD}$	8	-	8	-	8	-	CK			
MRS command cycle time in PDA mode	$t_{MRD\_PDA}$	MIN = greater of (16nCK, 10ns)						CK		1	
MRS command cycle time in CAL mode	$t_{MRD\_CAL}$	MIN = $t_{MOD} + t_{CAL}$						CK			
MRS command update delay	$t_{MOD}$	MIN = greater of (24nCK, 15ns)						CK		1	
MRS command update delay in PDA mode	$t_{MOD\_PDA}$	MIN = $t_{MOD}$						CK			
MRS command update delay in CAL mode	$t_{MOD\_CAL}$	MIN = $t_{MOD} + t_{CAL}$						CK			
MRS command to DQS drive in preamble training	$t_{SDO}$	MIN = $t_{MOD} + 9\text{ns}$						CK			
<b>MPR Command Timing</b>											
Multipurpose register recovery time	$t_{MPRR}$	MIN = 1nCK						CK			
Multipurpose register write recovery time	$t_{WR\_MPRR}$	MIN = $t_{MOD} + AL + PL$						CK			
<b>CRC Error Reporting Timing</b>											
CRC error to ALERT_n latency	$t_{CRC\_ALERT}$	3	13	3	13	3	13	ns			
CRC ALERT_n pulse width	$t_{CRC\_ALERT\_P\_W}$	6	10	6	10	6	10	CK			
<b>CA Parity Timing</b>											
Parity latency	PL	5	-	6	-	6	-	CK			
Commands uncertain to be executed during this time	$t_{PAR\_UN\_KNOWN}$	-	PL	-	PL	-	PL	CK			
Delay from errant command to ALERT_n assertion	$t_{PAR\_ALERT\_ON}$	-	PL + 6ns	-	PL + 6ns	-	PL + 6ns	CK			



## Electrical Characteristics and AC Timing Parameters

**4Gb: x4, x8, x16 DDR4 SDRAM Through 3200**

**Table 158: Electrical Characteristics and AC Timing Parameters (Continued)**

Parameter	Symbol	DDR4-2666		DDR4-2933		DDR4-3200		Reserved		Unit	Notes
		Min	Max	Min	Max	Min	Max	Min	Max		
Pulse width of ALERT_n signal when asserted	$t_{PAR\_ALERT\_PW}$	80	160	88	176	96	192			CK	
Time from alert asserted until DES commands required in persistent CA parity mode	$t_{PAR\_ALERT\_RS\_P}$	–	71	–	78	–	85			CK	
<b>CAL Timing</b>											
CS_n to command address latency	$t_{CAL}$	5	–	6	–	6	–			CK	20
CS_n to command address latency in gear-down mode	$t_{CALg}$	6	–	8	–	8	–			CK	
<b>MPSM Timing</b>											
Command path disable delay upon MPSM entry	$t_{MPED}$	MIN = $t_{MOD}$ (MIN) + $t_{CPDED}$ (MIN)								CK	1
Valid clock requirement after MPSM entry	$t_{CKMPE}$	MIN = $t_{MOD}$ (MIN) + $t_{CPDED}$ (MIN)								CK	1
Valid clock requirement before MPSM exit	$t_{CKMPX}$	MIN = $t_{CKSRX}$ (MIN)								CK	1
Exit MPSM to commands not requiring a locked DLL	$t_{XMP}$	$t_{XS}$ (MIN)								CK	
Exit MPSM to commands requiring a locked DLL	$t_{XMPDLL}$	MIN = $t_{XMP}$ (MIN) + $t_{XSDLL}$ (MIN)								CK	1
CS setup time to CKE	$t_{MPX\_S}$	MIN = $t_{IS}$ (MIN) + $t_{IH}$ (MIN)								ns	
CS_n HIGH hold time to CKE rising edge	$t_{MPX\_HH}$	MIN = $t_{XP}$								ns	
CS_n LOW hold time to CKE rising edge	$t_{MPX\_LH}$	12	$t_{XMP-1}$ 0ns	12	$t_{XMP-1}$ 0ns	12	$t_{XMP-1}$ 0ns			ns	
<b>Connectivity Test Timing</b>											
TEN pin HIGH to CS_n LOW – Enter CT mode	$t_{CT\_Enable}$	200	–	200	–	200	–			ns	
CS_n LOW and valid input to valid output	$t_{CT\_Valid}$	–	200	–	200	–	200			ns	
CK_t, CK_c valid and CKE HIGH after TEN goes HIGH	$t_{CTCKE\_Valid}$	10	–	10	–	10	–			ns	
<b>Calibration and V<sub>REFDQ</sub> Train Timing</b>											

**Table 158: Electrical Characteristics and AC Timing Parameters (Continued)**

Parameter	Symbol	DDR4-2666		DDR4-2933		DDR4-3200		Reserved		Unit	Notes
		Min	Max	Min	Max	Min	Max	Min	Max		
ZQCL command: Long calibration time	POWER-UP and RESET operation	$t_{ZQinit}$	1024	–	1024	–	1024	–		CK	
	Normal operation	$t_{ZQoper}$	512	–	512	–	512	–		CK	
ZQCS command: Short calibration time	$t_{ZQCS}$	128	–	128	–	128	–			CK	
The $V_{REF}$ increment/decrement step time	$V_{REF\_time}$	MIN = 150ns									
Enter $V_{REFDQ}$ training mode to the first write or $V_{REFDQ}$ MRS command delay	$t_{VREFDQE}$	MIN = 150ns								ns	1
Exit $V_{REFDQ}$ training mode to the first WRITE command delay	$t_{VREFDQX}$	MIN = 150ns								ns	1
<b>Initialization and Reset Timing</b>											
Exit reset from CKE HIGH to a valid command	$t_{XPR}$	MIN = greater of 5CK or $t_{RFC}$ (MIN) + 10ns								CK	1
RESET_L pulse low after power stable	$t_{PW\_REST\_S}$	1.0	–	1.0	–	1.0	–			$\mu$ s	
RESET_L pulse low at power-up	$t_{PW\_REST\_L}$	200	–	200	–	200	–			$\mu$ s	
Begin power supply ramp to power supplies stable	$t_{VDDPR}$	MIN = N/A; MAX = 200								ms	
RESET_n LOW to power supplies stable	$t_{RPS}$	MIN = 0; MAX = 0								ns	
RESET_n LOW to I/O and $R_{TT}$ High-Z	$t_{IOZ}$	MIN = N/A; MAX = undefined								ns	
<b>Refresh Timing</b>											
REFRESH-to-ACTIVATE or REFRESH command period (all bank groups)	4Gb	$t_{RFC1}$	MIN = 260								ns
		$t_{RFC2}$	MIN = 160								ns
		$t_{RFC4}$	MIN = 110								ns
	8Gb	$t_{RFC1}$	MIN = 350								ns
		$t_{RFC2}$	MIN = 260								ns
		$t_{RFC4}$	MIN = 160								ns
	16Gb	$t_{RFC1}$	MIN = 550								ns
		$t_{RFC2}$	MIN = 350								ns
		$t_{RFC4}$	MIN = 260								ns
Average periodic refresh interval	$0^{\circ}\text{C} \leq T_C \leq 85^{\circ}\text{C}$	$t_{REFI}$	MIN = N/A; MAX = 7.8								$\mu$ s
	$85^{\circ}\text{C} < T_C \leq 95^{\circ}\text{C}$	$t_{REFI}$	MIN = N/A; MAX = 3.9								$\mu$ s
<b>Self Refresh Timing</b>											

**Table 158: Electrical Characteristics and AC Timing Parameters (Continued)**

Parameter	Symbol	DDR4-2666		DDR4-2933		DDR4-3200		Reserved		Unit	Notes
		Min	Max	Min	Max	Min	Max	Min	Max		
Exit self refresh to commands not requiring a locked DLL SRX to commands not requiring a locked DLL in self refresh abort	$t_{XS}$	MIN = $t_{RFC} + 10\text{ns}$								ns	1
	$t_{XS\_ABORT}$	MIN = $t_{RFC4} + 10\text{ns}$								ns	1
Exit self refresh to ZQCL, ZQCS and MRS (CL, CWL, WR, RTP and gear-down)	$t_{XS\_FAST}$	MIN = $t_{RFC4} + 10\text{ns}$								ns	1
Exit self refresh to commands requiring a locked DLL	$t_{XSDLL}$	MIN = $t_{DLLK}(\text{MIN})$								CK	1
Minimum CKE low pulse width for self refresh entry to self refresh exit timing	$t_{CKESR}$	MIN = $t_{CKE}(\text{MIN}) + 1nCK$								CK	1
Minimum CKE low pulse width for self refresh entry to self refresh exit timing when CA parity is enabled	$t_{CKESR\_par}$	MIN = $t_{CKE}(\text{MIN}) + 1nCK + PL$								CK	1
Valid clocks after self refresh entry (SRE) or power-down entry (PDE)	$t_{CKSRE}$	MIN = greater of (5CK, 10ns)								CK	1
Valid clock requirement after self refresh entry or power-down when CA parity is enabled	$t_{CKSRE\_par}$	MIN = greater of (5CK, 10ns) + PL								CK	1
Valid clocks before self refresh exit (SRX) or power-down exit (PDX), or reset exit	$t_{CKSRX}$	MIN = greater of (5CK, 10ns)								CK	1
<b>Power-Down Timing</b>											
Exit power-down with DLL on to any valid command	$t_{XP}$	MIN = greater of 4CK or 6ns								CK	1
Exit precharge power-down with DLL frozen to commands not requiring a locked DLL when CA Parity is enabled.	$t_{XP\_PAR}$	MIN = (greater of 4CK or 6ns) + PL								CK	1
CKE MIN pulse width	$t_{CKE}(\text{MIN})$	MIN = greater of 3CK or 5ns								CK	1
Command pass disable delay	$t_{CPDED}$	4	-	4	-	4	-			CK	
Power-down entry to power-down exit timing	$t_{PD}$	MIN = $t_{CKE}(\text{MIN})$ ; MAX = $9 \times t_{REFI}$								CK	
Begin power-down period prior to CKE registered HIGH	$t_{ANPD}$	WL - 1CK								CK	
Power-down entry period: ODT either synchronous or asynchronous	PDE	Greater of $t_{ANPD}$ or $t_{RFC} - \text{REFRESH command to CKE LOW time}$								CK	

**Table 158: Electrical Characteristics and AC Timing Parameters (Continued)**

Parameter	Symbol	DDR4-2666		DDR4-2933		DDR4-3200		Reserved		Unit	Notes	
		Min	Max	Min	Max	Min	Max	Min	Max			
Power-down exit period: ODT either synchronous or asynchronous	PDX	$t_{ANPD} + t_{XSDLL}$									CK	
<b>Power-Down Entry Minimum Timing</b>												
ACTIVATE command to power-down entry	$t_{ACTPDEN}$	2	–	2	–	2	–			CK		
PRECHARGE/PRECHARGE ALL command to power-down entry	$t_{PRPDEN}$	2	–	2	–	2	–			CK		
REFRESH command to power-down entry	$t_{REFPDEN}$	2	–	2	–	2	–			CK		
MRS command to power-down entry	$t_{MRSPDEN}$	MIN = $t_{MOD}$ (MIN)								CK	1	
READ/READ with auto precharge command to power-down entry	$t_{RDPDEN}$	MIN = RL + 4 + 1								CK	1	
WRITE command to power-down entry (BL8OTF, BL8MRS, BC4OTF)	$t_{WRPDEN}$	MIN = WL + 4 + $t_{WR}/t_{CK}$ (AVG)								CK	1	
WRITE command to power-down entry (BC4MRS)	$t_{WRPBC4DEN}$	MIN = WL + 2 + $t_{WR}/t_{CK}$ (AVG)								CK	1	
WRITE with auto precharge command to power-down entry (BL8OTF, BL8MRS, BC4OTF)	$t_{WRAPDEN}$	MIN = WL + 4 + WR + 1								CK	1	
WRITE with auto precharge command to power-down entry (BC4MRS)	$t_{WRAPBC4DEN}$	MIN = WL + 2 + WR + 1								CK	1	
<b>ODT Timing</b>												
Direct ODT turn-on latency	DODTLon	WL - 2 = CWL + AL + PL - 2								CK		
Direct ODT turn-off latency	DODTLooff	WL - 2 = CWL + AL + PL - 2								CK		
$R_{TT}$ dynamic change skew	$t_{ADC}$	0.3	0.7	0.28	0.72	0.26	0.74			CK		
Asynchronous $R_{TT(NOM)}$ turn-on delay (DLL off)	$t_{AONAS}$	1	9	1	9	1	9			ns		
Asynchronous $R_{TT(NOM)}$ turn-off delay (DLL off)	$t_{AOFAS}$	1	9	1	9	1	9			ns		
ODT HIGH time with WRITE command and BL8	ODTH8 1 $t_{CK}$	6	–	6	–	6	–			CK		
	ODTH8 2 $t_{CK}$	7	–	7	–	7	–					
ODT HIGH time without WRITE command or with WRITE command and BC4	ODTH4 1 $t_{CK}$	4	–	4	–	4	–			CK		
	ODTH4 2 $t_{CK}$	5	–	5	–	5	–					
<b>Write Leveling Timing</b>												



## Electrical Characteristics and AC Timing Parameters

**4Gb: x4, x8, x16 DDR4 SDRAM  
Through 3200**

**Table 158: Electrical Characteristics and AC Timing Parameters (Continued)**

Parameter	Symbol	DDR4-2666		DDR4-2933		DDR4-3200		Reserved		Unit	Notes
		Min	Max	Min	Max	Min	Max	Min	Max		
First DQS_t, DQS_c rising edge after write leveling mode is programmed	$t_{WLMRD}$	40	–	40	–	40	–			CK	
DQS_t, DQS_c delay after write leveling mode is programmed	$t_{WLDQSEN}$	25	–	25	–	25	–			CK	
Write leveling setup from rising CK_t, CK_c crossing to rising DQS_t, DQS_c crossing	$t_{WLS}$	0.13	–	0.13	–	0.13	–			CK	
Write leveling hold from rising DQS_t, DQS_c crossing to rising CK_t, CK_c crossing	$t_{WLH}$	0.13	–	0.13	–	0.13	–			CK	
Write leveling output delay	$t_{WLO}$	0	9.5	0	9.5	0	9.5			ns	
Write leveling output error	$t_{WLOE}$	0	2	0	2	0	2			ns	
<b>Gear-Down Timing</b>											
Exit reset from CKE HIGH to a valid MRS gear-down	$t_{XPR\_GEAR}$	$t_{XPR}$		$t_{XPR}$		$t_{XPR}$				CK	
CKE HIGH assert to gear-down enable time)	$t_{XS\_GEAR}$	$t_{XS}$		$t_{XS}$		$t_{XS}$				CK	
MRS command to sync pulse time	$t_{SYNC\_GEAR}$	$t_{MOD + 4CK}$		$t_{MOD + 4CK}$		$t_{MOD + 4CK}$				CK	
Sync pulse to first valid command	$t_{CMD\_GEAR}$	$t_{MOD}$		$t_{MOD}$		$t_{MOD}$				CK	
Gear-down setup time	$t_{GEAR\_setup}$	2CK	–	2CK	–	2CK	–			CK	
Gear-down hold time	$t_{GEAR\_hold}$	2CK	–	2CK	–	2CK	–			CK	

- Notes:
1. Maximum limit not applicable.
  2.  $t_{CCD\_L}$  and  $t_{DLLK}$  should be programmed according to the value defined per operating frequency.
  3. Data rate is greater than or equal to 1066 Mb/s.
  4. RFU.
  5. WRITE-to-READ when CRC and DM are both not enabled.
  6. WRITE-to-READ delay when CRC and DM are both enabled.
  7. The start of internal write transactions is defined as follows:
    - For BL8 (fixed by MRS and on-the-fly): rising clock edge four clock cycles after WL
    - For BC4 (on-the-fly): rising clock edge four clock cycles after WL
    - For BC4 (fixed by MRS): rising clock edge two clock cycles after WL
  8. For these parameters, the device supports  $t_{nPARAM} [nCK] = RU[t_{PARAM} [ns]/t_{CK} (AVG) [ns]]$ , in clock cycles, assuming all input clock jitter specifications are satisfied.
  9. Although unlimited row accesses to the same row is allowed within the refresh period, excessive row accesses to the same row over a long term can result in degraded operation.
  10. When operating in  $1^{t_{CK}}$  WRITE preamble mode.
  11. When operating in  $2^{t_{CK}}$  WRITE preamble mode.
  12. When CA parity mode is selected and the DLLoff mode is used, each REF command requires an additional "PL" added to  $t_{RFC}$  refresh time.
  13. DRAM devices should be evenly addressed when being accessed. Disproportionate accesses to a particular row address may result in reduction of the product lifetime and/or reduction in data retention ability.
  14. Applicable from  $t_{CK} (AVG)$  MIN to  $t_{CK} (AVG)$  MAX as stated in the Speed Bin tables.
  15. JEDEC specifies a minimum of five clocks.
  16. The maximum read postamble is bound by  $t_{DQSCK}$  (MIN) plus  $t_{QSH}$  (MIN) on the left side and  $t_{HZ}(DQS)$  MAX on the right side.
  17. The reference level of DQ output signal is specified with a midpoint as a widest part of output signal eye, which should be approximately  $0.7 \times V_{DDQ}$  as a center level of the static single-ended output peak-to-peak swing with a driver impedance of 34 ohms and an effective test load of 50 ohms to  $V_{TT} = V_{DDQ}$ .
  18. JEDEC hasn't agreed upon the definition of the deterministic jitter; the user should focus on meeting the total limit.
  19. Spread spectrum is not included in the jitter specification values. However, the input clock can accommodate spread-spectrum at a sweep rate in the range of 20–60 kHz with an additional 1% of  $t_{CK} (AVG)$  as a long-term jitter component; however, the spread spectrum may not use a clock rate below  $t_{CK} (AVG)$  MIN.
  20. The actual  $t_{CAL}$  minimum is the larger of 3 clocks or  $3.748ns/t_{CK}$ ; the table lists the applicable clocks required at targeted speed bin.
  21. The maximum READ preamble is bounded by  $t_{LZ}(DQS)$  MIN on the left side and  $t_{DQSCK}$  (MAX) on the right side. See figure in Clock to Data Strobe Relationship. Boundary of DQS Low-Z occur one cycle earlier in  $2^{t_{CK}}$  toggle mode which is illustrated in READ Preamble.
  22. DQ falling signal middle-point of transferring from HIGH to LOW to first rising edge of DQS differential signal cross-point.
  23. The  $t_{PDA\_S}/t_{PDA\_H}$  parameters may use the  $t_{DS}/t_{DH}$  limits, respectively, if the signal is LOW the entire BL8.



## Converting Time-Based Specifications to Clock-Based Requirements

Software algorithms for calculation of timing parameters are subject to potential rounding errors when converting DRAM timing requirements to system clocks; for example, a memory clock with a nominal frequency of 933.33...3 MHz, or a clock period of 1.071428571429...ns. Similarly, a system with a memory clock frequency of 1066.66...6 MHz mathematically yields a clock period of 0.9375ns. It is unrealistic to represent all digits after the decimal point exactly and some sort of rounding needs to be done.

DDR4 SDRAM SPD-based specifications use a minimum granularity for SPD-associated timing parameters of 1ps. Clock periods such as  $t_{CK}$  (AVG) MIN are defined to the nearest picosecond. For example, 0.9375ns is stated as 937ps and 1.0714ns is stated as 1071ps. Parameters such as  $t_{AA}$  MIN, and  $t_{RCD}$  MIN are specified in units of time (nanoseconds) and require mathematical computation to convert to system clocks ( $n_{CK}$ ). Rules for rounding allows optimization of device performance without violating device parameters. These SPD algorithms rely on results that are within adjustment factors on device testing and specification to avoid losing performance due to rounding errors when using SPD-based parameters.

Guidance converting SPD associated timing parameters to system clock requirements:

- Divide the time base specification (in ns) by the clock period (in ns).
- Subtract an adjustment factor of 0.025. This is results in a -2.5%  $t_{CK}$  adjustment factor.
- The resultant is set to the next higher integer number of clocks.
- $n_{CK} = \text{ceiling} [ (\text{parameter in ns} / \text{application } t_{CK} \text{ in ns}) - 0.025 ]$ .

Alternatively, the following algorithm provides the same results as above:

- Use integer math expressing timing specification and application clock period in picoseconds; scaling a nanosecond-based parameter value by 1000.
- Divide the picosecond-based parameter by the picoseconds based application clock period.
- Add an inverse adjustment factor of 97.4%.
- Divide the result by 1000.
- Truncate down to the next lower integer value.
- $n_{CK} = \text{truncate} [ \{(\text{parameter in ps} \times 1000) / (\text{application } t_{CK} \text{ in ps}) + 974\} / 1000 ]$ .

Guidance converting nonSPD associated timing parameters to system clock requirements:

- Divide the time base specification (in ns) and divided by the clock period (in ns).
- The resultant is set to the next higher integer number of clocks.
- $n_{CK} = \text{ceiling} [ (\text{parameter in ns} / \text{application } t_{CK} \text{ in ns}) ]$ .

## Options Tables

**Table 159: Options - Speed Based**

Function	Acronym	Data Rate						
		1600	1866	2133	2400	2666	2933	3200
Write leveling	WL	Yes	Yes	Yes	Yes	Yes	Yes	Yes
Temperature controlled refresh	TCR	Yes	Yes	Yes	Yes	Yes	Yes	Yes
Low-power auto self refresh	LPASR	Yes	Yes	Yes	Yes	Yes	Yes	Yes
Fine granularity refresh	FGR	Yes	Yes	Yes	Yes	Yes	Yes	Yes
Multipurpose register	MR	Yes	Yes	Yes	Yes	Yes	Yes	Yes
Data mask	DM	Yes	Yes	Yes	Yes	Yes	Yes	Yes
Data bus inversion	DBI	Yes	Yes	Yes	Yes	Yes	Yes	Yes
TDQS	–	Yes	Yes	Yes	Yes	Yes	Yes	Yes
ZQ calibration	ZQ CAL	Yes	Yes	Yes	Yes	Yes	Yes	Yes
V <sub>REFDQ</sub> calibration	–	Yes	Yes	Yes	Yes	Yes	Yes	Yes
Per-DRAM addressability	Per DRAM	Yes	Yes	Yes	Yes	Yes	Yes	Yes
Mode register readout	–	Yes	Yes	Yes	Yes	Yes	Yes	Yes
Command/Address latency	CAL	Yes	Yes	Yes	Yes	Yes	Yes	Yes
Write CRC	CRC	Yes	Yes	Yes	Yes	Yes	Yes	Yes
CA parity	-	Yes	Yes	Yes	Yes	Yes	Yes	Yes
Gear-down mode	-	No	No	No	No	Yes	Yes	Yes
Programmable preamble	–	No	No	No	Yes	Yes	Yes	Yes
Maximum power saving mode	MPSM	Yes	Yes	Yes	Yes	Yes	Yes	Yes
Additive latency	AL	Yes	Yes	Yes	Yes	Yes	Yes	Yes
Connectivity test mode	CT	Yes	Yes	Yes	Yes	Yes	Yes	Yes
Hard post package repair mode	hPPR	Yes	Yes	Yes	Yes	Yes	Yes	Yes
Soft post package repair mode	sPPR	Yes	Yes	Yes	Yes	Yes	Yes	Yes

**Table 160: Options - Width Based**

Function	Acronym	Width		
		x4	x8	x16
Write leveling	WL	Yes	Yes	Yes
Temperature controlled refresh	TCR	Yes	Yes	Yes
Low-power auto self refresh	LPASR	Yes	Yes	Yes
Fine granularity refresh	FGR	Yes	Yes	Yes
Multipurpose register	MR	Yes	Yes	Yes
Data mask	DM	<b>No</b>	Yes	Yes
Data bus inversion	DBI	<b>No</b>	Yes	Yes
TDQS	–	<b>No</b>	Yes	<b>No</b>
ZQ calibration	ZQ CAL	Yes	Yes	Yes
V <sub>REFDQ</sub> calibration	–	Yes	Yes	Yes
Per-DRAM addressability	Per DRAM	Yes	Yes	Yes
Mode register readout	–	Yes	Yes	Yes
Command/Address latency	CAL	Yes	Yes	Yes
Write CRC	CRC	Yes	Yes	Yes
CA parity	–	Yes	Yes	Yes
Gear-down mode	–	Yes	Yes	Yes
Programmable preamble	–	Yes	Yes	Yes
Maximum power-down mode	MPSM	Yes	Yes	<b>No</b>
Additive latency	AL	Yes	Yes	Yes
Connectivity test mode	CT	JEDEC optional on 8Gb and larger densities <b>Micron supports on all densities</b>		Yes
Hard post package repair mode	hPPR	JEDEC optional on 4Gb <b>Micron supports on all densities</b>		
Soft post package repair mode	sPPR	JEDEC optional on 4Gb and 8Gb <b>Micron supports on all densities</b>		

8000 S. Federal Way, P.O. Box 6, Boise, ID 83707-0006, Tel: 208-368-4000

[www.micron.com/products/support](http://www.micron.com/products/support) Sales inquiries: 800-932-4992

Micron and the Micron logo are trademarks of Micron Technology, Inc.

All other trademarks are the property of their respective owners.

This data sheet contains minimum and maximum limits specified over the power supply and temperature range set forth herein. Although considered final, these specifications are subject to change, as further product development and data characterization sometimes occur.