# CSE 141L Milestone 2

### Ryan Lee, A17045234

# **Academic Integrity**

Your work will not be graded unless the signatures of all members of the group are present beneath the honor code.

To uphold academic integrity, students shall:

- Complete and submit academic work that is their own and that is an honest and fair representation of their knowledge and abilities at the time of submission.
- Know and follow the standards of CSE 141L and UCSD.

Please sign (type) your name(s) below the following statement:

I pledge to be fair to my classmates and instructors by completing all of my academic work with integrity. This means that I will respect the standards set by the instructor and institution, be responsible for the consequences of my choices, honestly represent my knowledge and abilities, and be a community member that others can trust to do the right thing even when no one is watching. I will always put learning before grades, and integrity before performance. I pledge to excel with integrity.

Ryan Lee

#### 0. Team

Ryan Lee

#### 1. Introduction

TODO. Name your architecture. What is your overall philosophy? What specific goals did you strive to achieve? Can you classify your machine in any of the standard ways (e.g., stack machine, accumulator, register-register/load-store, register-memory)? If so, which? If not, devise a name for your class of machine. Word limit: 200 words.


This document outlines the Eepy architecture. The architecture made me feel eepy every time I had to work on it, and is named thusly. It is a load-store architecture that utilizes accumulators to facilitate the use of extremely small datapaths. So, it is an accumulator-load-store hybrid architecture.

The goal of this architecture is to provide a robust instruction set for operating on 16-bit data types using only 8-bit registers, per the assignment limitations. For example, there are instructions for adding carries, and shifting in overflowed shift values. It also strives to maintain a familiar perspective on the load store architecture despite most of the instruction set being consumed by the float-specific instructions, hence the frame buffer and the load/store instructions.

### 2. Architectural Overview

TODO. This must be in picture form. What are the major building blocks you expect your processor to be made up of? You must have data memory in your architecture. (Example of MIPS: <a href="https://www.researchgate.net/figure/The-MIPS-architecture\_fig1\_251924531">https://www.researchgate.net/figure/The-MIPS-architecture\_fig1\_251924531</a>)

The processor I plan to make will be single-cycle. This is mainly for simplicity, and I would do a pipelined architecture if I had more time.



# 3. Machine Specification

### Instruction formats

The below table is my first draft of instructions. All instructions contain a register as the left operand; this is usually the destination operand. The "R" type stands for "register," as the right operand is a register. The "I" stands for "immediate" because the right operand is an immediate value.

TYPE	FORMAT	CORRESPONDING INSTRUCTIONS
MVI	0, 8 bits imm	mvi
MOV	100, 3 bits op reg 1, 3 bits op reg 2	mov
MIM	101, 1 bit opcode, 5 bits imm	ldi, sti
ВОР	11, 4 bits opcode (excluding 1111), 3 bits op	Adi, adr, rsr, lsr, rsi, lsi, bo, ban, lod, str, sac, sfp, skr
UOP	111111, 3 bits opcode	bne, lne, nop, sho, adc, jmp, ext

#### **Operations**

An example row has been filled for you. When you submit, do not include the example type. In the name column, be sure to also add the definition of what the example actually does. For example, "Isl = logical shift left" would be an appropriate value to put in the name column. In the bit breakdown column, add in parenthesis what specific values the bits should be in order. X indicates that it will be specified by the programmer's instruction itself (i.e. specifying registers). In the example column, give an example of an "assembly language" instruction in your machine, then translate it into machine code. Add rows as necessary. In your submission, please delete this paragraph.

NAME	TYPE	BIT BREAKDOWN	EXAMPLE	NOTES
and = logical and	R	1 bit type (0) bits opcode (010), 1 bit funct (1), 1 bit operand register (X), 1 bit operand register (X), 2 bit destination register (XX)	# Assume R0 has 0b0001_0001 # Assume R1 has 0b1001_0000  and R0, R1, R2 ⇔ 0_010_1_0_1_10  # after and instruction, R2 now holds 0b0001_0000	This is a completely be this implies that there operand registers and destination registers.  Mention special things destination register (i. notes here.

The following bullet points denote a tree. The inner nodes indicate prefixes, and the leaves indicate instructions.

- 0 (1 instruction)
  - MVI: Move 8-bit immediate into accumulator register
- 1 (16 instructions, 8 bits left)
  - 0 (7 bits left)
    - 0 (6 bits left -> 3 bits op1, 3 bits op2)
      - MOV: Move
    - 1 (6 bits left)
      - 0 (5 bits left)

- LDI: store accumulator value into address represented by 5-bit immediate (faster than storing address in a register, at expense of limited range) (add operation)

- 1

- STI: store accumulator value into address respresented by 5-bit immediate (faster than storing address in a register, at expense of limited range) (add operation)

- 1 (7 bits remaining)
  - 0000-1110 (3 bits remaining -> accum as op1, 3 bits as op2)
    - 1. ADI: Add immediate (add operation, 0000, imm3)
    - 2. ADR: Add register (add operation, 0000, reg2)
    - 3. RSI: Rshift immediate (rshift operation, 0001, imm3)
    - 4. RSR: Rshift (rshift operation, 0001, reg2)

- 5. LSI: Lshift immediate (Ishift operation, 0010, imm3)
- 6. LSR: LShift (Ishift operation, 0010, reg2)
- 7. NZS: Conditional skip forward by an immediate value between 1-8 (set-op2/do nothing, "imm3"/Don't care)
  - 8. BOR: bitwise Or (0011, reg2)
- 9. SKP: guarantee a skip forward by 1-8 instructions (bitwise and/do nothing, 0100, "imm3/don't care)
  - 10. BAN: Bitwise and (0100, reg2)
  - 11. LOD: Load from address in reg into accum (set-op2 operation, 0101,

reg2)

12. STR: Store value in accum into address in reg (set-op2 operation,

0101, reg2)

- 13. SAC: Set accumulator (set-op2 operation, 0110, imm3)
- 14. SFP: Set frame pointer to value in register (set-op2, 0110, reg2)
- 1. 1111 (3 bits remaining)
  - 1. 000-111 (0 bits remaining -> accum is the only operand)
    - 1. BNE: bitwise negation
    - 2. LNE: Logical negation
    - 3. sho: Shift overflow
    - 4. ADC: Add carry
    - 5. EXT: exit the program
    - 6. NOP: no-op
    - 7. JMP: jump using r6 as high address bits and r7 as low address

bits

### **Internal Operands**

This architecture supports 8 general-purpose registers, numbered r0 through r7. As can be seen from the operations section, one of these registers can be set to be the accumulator for subsequent operations using the `sac` instruction, and will be used as the first operand in most binary operations as well as the destination register. r6 and r7 are special because they are used as the registers for the `jmp` instruction; this instruction will concatenate the bits in r6 and r7 to form a 16-bit address which is then moved into the instruction counter. r6 becomes the high bits, r7 becomes the low bits.

R7 is even more special because it is the register to which immediates are written to. This fact can be exploited to generate masks or jump addresses and utilize them without having to switch the accumulator, saving instructions.

There are a few other special-purpose registers that cannot be directly accessed/addressed. However, the data they hold impacts the outcome of several key instructions. One is the accumulator selector register, denoted asr. Obviously, it points to which register is the current accumulator.

Another is the shift overflow register, denoted the sor. This is used when the programmer has just shifted bits out of a register, and wants to shift bits into another one. The sho instruction (for shift in overflow) causes the machine to read the shift overflow register and shifts in the data it stored into another register. This register is useful because we are working with 16-bit data types and oftentimes want to shift across registers, as though two registers were one.

\* I just realized that the shift overflow register, being an 8-bit register, can only store overflows of up to 8 bits. So if we want to shift more than that, we will need multiple instructions or a loop! I did not write my assembly with that in mind...

The addition carry register is similar, and is specifically used to store the carry bit if a carry overflow occurs. This is useful for two's complement addition across multiple registers.

The frame base register is used for the ldi and sti instructions. When these instructions are running, the machine will read the frame base register's value and add the immediate passed to ldi/sti. The resulting value is the address from which the machine will load a value if ldi is run, or to which the machine will store the current accumulator's value if sti is run.

Finally, the program counter determines the next instruction to be fetched.

### Control Flow (branches)

There are 3 instructions useful for branching. 2 of them, skp (for "skip") and nzs for ("nonzero skip") are relative. Skip takes an immediate value between 1 and 8, and always skips that many instructions. Nonzero skip is similar, but will only skip if the accumulator is nonzero. Nonzero skip is the main tool for conditional branching; programmers should compute the decision for conditional branching in our accumulator first, then execute the nonzero skip once this decision is reached.

The third kind of branching instruction is the jmp instruction. The instruction itself takes no operands, but implicitly uses r6 and r7 to construct the jump address is explained before.

#### **Addressing Modes**

TODO. What memory addressing modes are supported, e.g. direct, indirect? How are addresses calculated? Give examples.

Memory is addressed indirectly. The instructions to load from memory are lod (for "load") and Idi (for "load using immediate"). Lod takes any gp register as an operand and interprets the value as an address. The machine will then load the memory at that address into the current accumulator. Ldi obtains an address by adding the current frame base register with the immediate encoded in the instruction. Then Idi loads the current accumulator's value into that address in memory

Sti and str work similarly. Str uses the address stored in a register and stores the current accumulators value at that address. sti uses the address obtained from adding the frame base pointer and the immediate.

# 4. Programmer's Model [Lite]

TODO. 4.1 How should a programmer think about how your machine operates? Provide a description of the general strategy a programmer should use to write programs with your machine. For example, one could say that the programmer should prioritize loading in the necessary values from memory into as many registers as possible, then perform calculations. Another approach could be loading and writing to memory in between every calculation step. Word limit: 200 words.

This machine is a load-store processor with the ability to choose "accumulators" to operate on (although they are not accumulators in their strictest sense). It is best to think of specific addresses in memory should be mapped to specific variables. Registers take on those variables' values when they load those addresses. Consider the current accumulator as the variable you are currently operating on. Operating on the accumulator typically involves another register, and is akin to evaluating an operation on two tokens (the two tokens being the accumulator and the other register). Storing a value in memory is akin to storing a value in a variable.

TODO. 4.2 Can we copy the instructions/operation from MIPS or ARM ISA? If no, explain why not? How did you overcome this or how do you deal with this in your current design? Word limit: 100 words.

Many instructions are similar to the ones from the ARM ISA, but naturally have been modified to account for the reduced width of instructions. The main means of overcoming this limitation was by storing one of the operands for most operations within the machine's state, thus removing one instruction encoding from almost every instruction I needed. I could have moved the encoding of the second operand in most binary operations into the machine state as well, but I wanted to preserve some performance, as often I will want to utilize many different registers as the second operand in most instructions and did not want to have to write a "set operand 2" instruction every time I needed to do so. I felt the bits afforded by moving one register to the machine state was enough.

The other means of improving the expressive power of the instruction bits was by using variable-length opcodes. This allowed me to pick opcode lengths that afforded many opcodes, while leaving the appropriate number of bits for an immediate or a register. On one extreme, I needed 8 bits of immediate (the MVI instruction, or "move immediate" instruction). Therefore, I could not even afford to encode a register, and had to pick a default one (r7). On the other extreme are the unary operations like bitwise negation (BNE), whose opcode consumes the entire 9 bits because no operands need to be encoded. In between are the binary operations,

which usually have 6 bits of opcode and 3 bits for a single operand (the other operand being encoded as the accumulator), allowing a comfortable number of instructions.

# 5. Individual Component Specification


## Top Level

Module file name: tinyarch.sv (legacy name)

#### **Functionality Description**

Processor containing specialized instructions for performing 16-bit operations using 8-bit registers.

#### Schematic



#### **Program Counter**

Module file name: pc blk.sv

Module testbench file name: module\_tbs/tb\_pc\_blk.sv

#### **Functionality Description**

Outputs the current instruction address that is to be fetched. Changes this instruction at each clock cycle. Provides a selector input of 2 bits for 4 options for changing the instruction:

- 1. step (increment address by 1 at each cycle)
- 2. skip (increment address by some amount input into the program counter
- 3. conditional skip (increment address by some amount input into the program counter IF the conditional skip enable bit is set
  - 1. In hindsight I could pull this functionality out of the program counter, and use just the skip functionality and the conditional skip enable bit. Though I would still need 2 bits to select jump modes, I could possibly cut down on bits elsewhere.
- 4. Jump (set address to amount specified at an input)

#### (Optional) Testbench Description

My testbench provides one test for each of the jump cases. I intend to create more tests.

#### Schematic

TODO. Show us your schematic for the fetch unit.

#### (Optional) Timing Diagram

TODO. Show us a screenshot of the timing diagram that demonstrates all relevant functions of the fetch unit.

I did not do a timing diagram.


## **Instruction Memory**

Module file name: data mem.sv

#### **Functionality Description**

I reuse the data memory module for instruction memory, ignoring the bits involved in writing.

#### Schematic



#### **Control Decoder**


Module file name: ctrl\_blk.sv

#### **Functionality Description**

Sets several bits that make decisions about various other parts of the processor. For example, it sets the jump mode of the program counter, and determines whether registers/memory should be written to.

#### Schematic

Sorry, it's terrible. Most likely due to the uniqueness of cases for each possible instruction value, the fanout on the 9-bit instruction input is enormous.



# Register File


Module file name: reg\_file.sv

### **Functionality Description**

Contains all the registers. Uniquely, if register 15 is addressed at any input, this file will instead dereference register 14 (the accumulator reference), then extracting value in the register whose ID matches that stored in register 14.

#### Schematic

Also super tall :(



### **ALU (Arithmetic Logic Unit)**

Module file name: alu.sv

Module testbench file name: tb\_alu.sv

#### **Functionality Description**

Takes two operands and an operation to perform on them. Outputs the result of the operation. Notably, this ALU is stateful; for example, when shifting, it remembers the bits that got shifted out, and can use that value in a future shift instruction. Useful for operating on data types larger than the register size. Also has an exit operation, causing it to set an exit flag.

#### (Optional) Testbench Description


I tested each operation with one test. For adc (add carry) and sho (shift overflow), I reused the addition operation and left shift operation respectively before applying adc/sho.

#### **ALU Operations**

Add, right/left shift, bitwise or, bitwise and, select operand 2, bitwise negation, logical negation, shift overflow, and add carry,

#### Schematic

#### Long boi



#### (Optional) Timing Diagram

TODO. Show us a screenshot of the timing diagram that demonstrates all relevant operations you mentioned in the ALU Operations section.

I did not do a timing diagram.


#### **Data Memory**

Module file name: data\_mem.sv

#### **Functionality Description**

Data memory takes one address value and always outputs its value. If write-enable is set on it, will assign the value provided at the write-value port to the data address.

#### Schematic




# Muxes (Multiplexers)


Module file name: op2 decider.sv, reg1 decider.sv, wr reg decider.sv,


### **Functionality Description**

Based on control signals, determine what values to output. For op2\_decider, decides which of 3 immediates and a register output value to use as the second operand of the ALU. For reg1\_decider, decides whether to reference the accumulator, the frame base register, or some register encoded in the instruction; the output will be eventually used as input into the register file rx port (the "first operand" register). For wr\_reg\_decider, decides which register to output to, once everything is computed.

#### Schematic







# 6 Program Implementation

An example Pseudocode and Assembly Code has been filled out for you. When you submit, please delete the example along with this paragraph.

### Example Pseudocode

```
# function that performs division
mul_inverse(operand):
    divisor = operand
    dividend = 1
    result = 0
    counter = 0
    while counter != 16:
        if dividend > divisor:
            dividend -= divisor
            result = (result << 1) || 1
        else:
            result = (result << 1)
            dividend <<= 1
            counter += 1
        return result</pre>
```

#### **Example Assembly Code**

#### Program 1 Pseudocode

```
# int to float
TODO
         Note: this will be completed for Milestone 3, but start thinking about it actively now.
int to float(in):
  # f16 is SEEEEEMMMMMMMMMM
  # Sign bit
  out[16];
  if in == 0:
    out = 0
    ack
  out[15] = in[15];
  magnitude = in[15] ? -in : in;
  exp consume = magnitude
  exponent = -1:
  while exp consume is not 0:
    exp consume = exp consume >> 1
    exponent += 1;
  mantissa = magnitude << (10 - exponent)
  exponent = exponent + 15
  out[14:10] = exponent[4:0]
  out[9:0] = mantissa[15:];
```

#### Program 1 Assembly Code

```
TODO
          Likewise, Milestone 3.
// high in is stored at mem core [0]
// low in is stored at mem_core [1]
#define INLO 0
#define INHI 1
#define OUTLO 2
#define OUTHI 3
#define SIGN 4
#define EXP 5
#define MANTLO 6
#define MANTHI 7
#define UNSIGNLO 8
#define UNSIGNLO 9
// load integer value for conversion
mvi 0
            # set frame pointer to address 0
sfp r7
            # put low bits of input into r2
sac r2
ldi INLO
            # set accumulator to r0
sac r0
            # load high input bits into r0 from mem
ldi INHI
mov r0 r1
             # copy high input bits into r1. We will need that later.
// determine sign
mvi 0x80
              # mask only the high bits
ban r7
// decide whether to skip sign flip
nzs 4
mvi .get_exp hi
mov r6 r7
mvi .get_exp lo
jmp
// sign was negative. get positive complement
// simultaneously store unsigned int, as will come in handy later.
sac r2
bne
adi 1
```

```
sti UNSIGNLO
sac r1
bne
adc
sti UNSIGNHI
// at this moment we have the unsigned int. if it is 0, the original input was
// 0 and we should exist right away, as the remaining code requires the input
// to be nonzero
sac r3
mov r1 r3
bor r2 r3
nzs 4
sac r1 # if r1 and r2 were nonzero, we would have skipped this. so r1 = 0
sti OUTHI
sti OUTLO
ext
// Recall: r0 -> sign, {r1, r2} -> unsigned integer input
// now, make r3 -> exponent
// use r4 -> condition for branching (is 0 while {r1, r2} is 0, and nonzero if not)
.get_exp
mvi -1
mov r3 r7
// while loop
.get_exp I
// shift input integer downward
sac r1
rsi 1
sac r2
sho
sac r3
adi 1
// if {r1, r2} != 0, loop back to beginning of while loop
sac r4
mov r4 r1
bor r2
Ine
nzs 4
mvi .get_exp_l hi
mov r6 r7
mvi .get_exp_l lo
```

```
jmp
.get mant
// The mantissa is simply the unsigned value's 10 highest elements.
// An easy way to extract it is to exploit the exponent we just got
sac r4
mov r4 r3 # move exponent into r4
bne
         # negate it
adi 1
mvi 10
          # add 10 to the negated exponent
adr r7
// now, r4 = 10 - exponent. This is the shift amount.
// before we get our mantissa, we have to load the input containing the mantissa back into {r1,
r2}.
sac r1
ldi INHI
sac r2
Idi INLO
// move mantissa into place. If r4 is negative, move r2 first. Otherwise, move r1.
          # let r5 decide whether to shift right or not.
sac r5
mov r5 r4
mvi 0x80 # mask sign bit
ban r7
nzs 5
          # if r5 is nonzero, then r4 (the shift amount) was negative. shift r1 first.
sac r2
          # r4 was positive if we reached this instruction. shift r2 first.
lsh r4
sac r1
          # continue shift with r1
sho
skp 4
          # skip the next 4 instructions, which are used to shift r1 to the right first.
          # shift {r1, r2} by r4, which is the amount needed to shift mantissa into place
sac r1
lsh r4
sac r2
          # continue shift with r2
sho
// mask mantissa
           # prepare mask to extract mantissa only
and r7
          # mask mantissa
// Now that we've used the exponent to determine the shift amount
// we have the opportunity to bias it and shift it into place
sac r3
mvi 15
```

```
adr r7
lsi 2

// recall: r0 -> sign, {r1, r2} -> mantissa, r3 -> exponent
// since we're at r3, might as well build our high byte there.
bor r0
bor r1

// done!
sti OUTHI
sac r2
sti OUTLO
ext
```

### Program 2 Pseudocode

```
float_to_int(in):
    out[16];
    exponent = in[14:10] - 15
# ignore numbers less than 1. Works for normalized, denormalized numbers and 0s
if exponent is negative:
    out = 0
    ack
    left_shift_amount = exponent - 10
    out[14:0] = {1, in[9:0]} << left_shift_amount
    if in[15]:
        out = -out
    ack</pre>
```

#### Program 2 Assembly Code

```
#define INLO 0
#define INHI 1
#define OUTLO 2
#define OUTHI 3
mvi 4
            # set frame pointer to address 4
sfp r7
sac r2
            # put low bits of input into r2
ldi INLO
// get the exponent
sac r0
            # set accumulator to r0
ldi INHI
            # get high bits, where exponent is located
mvi 0x3e
             # get exponent mask
```

```
and r7
            # mask exponent
rsi 2
           # shift exponent into place
mvi -15
adr r7
// if exponent is negative, exit early
sac r1
            # r1 will store our decision
mov r1 r0
              # r0 is the exponent we want to check
mvi 0x80
              # mask the sign bit out
bad r7
Ine
           # if sign bit is 1 (negative), do NOT skip. So, NOT it.
nzs 4
sti OUTLO
sti OUTHI
ext
// exponent is not negative. We have an actual nonzero integer on our hands
// Compute the amount we have to shift the mantissa with leading 1 to obtain
// final answer
sac r0
mvi -10
adr r7
//get the mantissa, stored in {r2, r3}
sac r3
            # do low mantissa first; want to operate on high mantissa after
Idi INLO
sac r2
            # now do high mantissa
ldi INHI
mov r4 r2
              # we will need the high mantissa again later to obtain the sign
              # mask non-mantissa bits
mvi 0x03
ban r7
// stick a one in front of the mantissa
mvi 0x04
bor r7
// shift the mantissa with the 1 until it becomes the integer value
// recall the shift amount was stored in r0
sac r5
          # let r5 decide whether we will shift {r2, r3} right or not.
mov r5 r0
mvi 0x80 # mask sign bit
ban r7
nzs 5
          # if r5 is nonzero, then r0 (the shift amount) was negative. shift r1 first.
          # r0 was positive if we reached this instruction. shift r2 first.
sac r3
```

```
lsh r0
sac r2
          # continue shift with r1
sho
skp 4
          # skip the next 4 instructions, which are used to shift r1 to the right first.
          # shift {r2, r3} by r4, which is the amount needed to shift mantissa into place
sac r2
lsh r0
sac r3
          # continue shift with r2
sho
// if the float was signed, negate.
// utilize r4, which was had the high input bits moved in earlier.
sac r4
mvi 0x80 # mask sign bit
ban r7
Ine
         # if sign is negative (1), DONT skip. so we have to NOT r4.
nzs 4
sac r3
bne
adi 1
sac r2
bne
adc
// Final integer is stored in {r2, r3}.
sac r2
sti OUTHI
sac r3
sti OUTLO
ext
```

### Program 3 Pseudocode

```
float_add(f1, f2):
    out[16];
    subtracting = f1[15] ^ f2[15]
    # get difference between exponent
    exp1 = f1[14:10] - 15
    if f1[14:9] == 1:
        exp1 += 1
    exp2 = f2[14:10] - 15
    if f2[14:9] == 1:
        exp2 += 1
    exp diff = f1[14:10] - f2[14:10]
```

```
sign = f1[15]
  if exp_diff is negative:
     exp_diff = -expdiff
    max_mant = \{1, f2\}
    min_mant = \{1, f1\}
    exp = exp2
    sign = !sign
  else:
     max mant = f1
    min_mant = f2
    exp = exp1
  if exp_diff > 11:
    out = {sign, exp, max_mant}
     ack
  min mant = min mant >> exp diff
  if subtracting:
     sum = max_mant - min_mant
    if sum < 0:
       sum = -sum # in the case that exp diff == 0 and we didn't catch that min mant was
actually larger
       sign = !sign
    # shift down
    while sum[15:10] != 1:
       sum << 1
  else:
     sum = max_mant + min_mant
    if sum[11]:
       exp += 1
       sum >> 1
  result = \{sign[0], exp[4:0], sum[9:0]\}
```

#### Program 3 Assembly Code

```
// I'll worry about this later lol
// It looks like a beast
// Wish I had a compiler to slay it
```

# 7. Changelog

TODO. have a bulleted list of your changes here. Example below:

- Milestone 2
  - o Operations
    - Reordered the available operations in the ISA to reduce the complexity of my hardware. Assigned several instructions the actual ALU operation (as opposed to the instruction itself) being used and the binary encoding for the operation to be used. Also noted which value for ALU operand 2 to use (imm3 vs reg2).
- Milestone 1
  - o Initial version