Mixed Model of Basic Computer System

Ryan Tran

San Jose State University ryan.l.tran@sjsu.edu

Abstract – This report details the design and implementation of the bare minimum computer system DaVinci v1.0m which supports the CS147DV instruction set.

Index Terms – gate, mixed, model, computer, system.

I. INTRODUCTION

The goal of this project is to implement a mixed model, both behavioral and gate level, of a computer system consisting of a 32-bit processor and 256MB memory, called DaVinci v1.0m.

II. SYSTEM REQUIREMENTS

The following section describes the various parts of the DaVinci v1.0m system in more detail.

A. CS147DV Instruction Set

Professor Patra created this instruction set for his CS147 class at San Jose State University. It is used in the ALU and CU to determine which operations to perform.

B. Arithmetic Logic Unit (ALU)

The ALU is the first of the three components of a processor. The ALU performs all arithmetic and logic operations for the computer system. In addition, the ALU also sets a zero flag, which is set to 1 when an operation results in a zero result and is set to 0 when an operation results in a non-zero result.

C. Register File (RF)

The RF is the second of the three components of a processor. The RF has dual read and single write capabilities using its 32 registers, each of 32 bits. Initially, all registers are defaulted to the value 0.

D. Memory

The memory for the DaVinci v1.0 system is 32-bit accessible with 64M addresses, equating to a total of 256MB of memory. It is similar to the RF, except it is single read and single write, using a single inout port for read and write operations.

E. Control Unit (CU)

The CU is the third of the three components of a processor. The CU uses a five-state state machine to synchronize the operations of the processor. Based on the current state and the operation code from the CS147DV instruction set, the CU performs the necessary operations.

F. Data Path

The data path controls the way data flows. It works together with the control unit to form the processor. Its

components include the ALU, RF, instruction register, program counter, and stack pointer.

G. Processor

The processor is comprised of the control unit and data path. It receives data from the memory and clock and reset signals. It outputs to the memory an address and data for writing along with a read and write signal.

H. System Implementation

The entire DaVinci v1.0m system is comprised of the processor and the memory wrapper. This is the highest level of the system. It only requires two inputs, the clock signal and the reset signal.

III. ALU DESIGN, IMPLEMENTATION, AND TESTING

The ALU receives three inputs: "OP1" and "OP2" which are 32-bit operands and "OPRN" which is a 6-bit operation code. The ALU has two outputs: "OUT" which is a 32-bit result from the performed operation and "ZERO" which is a 1-bit flag that indicates whether the performed operation resulted to zero. The ALU is comprised of multiple subparts: binary ripple carry adder/subtractor, signed multiplier, shifter, and logic gates, all of which are 32-bit. The following is the digital circuit diagram, implementation, and test bench results for the ALU:




Image 3.1 ALU digital circuit diagram

```
module ALU(OUT, ZERO, OP1, OP2, OPRN);
// input list
input ['DATA_INDEX_LIMIT:0] OP1; // operand 1
input ['DATA_INDEX_LIMIT:0] OP2; // operand 2
input ['ALU_OPRN_INDEX_LIMIT:0] OPRN; // operation code
output ['DATA_INDEX_LIMIT:0] OUT; // result of the operation.
output ZERO;
wire ['DATA INDEX LIMIT:0] unused;
wire [`DATA_INDEX_LIMIT:0] add_sub_res;
wire not_oprn0;
wire and_oprn3_oprn0;
 wire SnA;
not not oprn0 inst(not oprn0, OPRN[0]);
and and_optn_optn_inst(and_optn3_optn0, OPRN[3], OPRN[0]);
or or SnA_inst(SnA, not_optn0, and_optn3_optn0);
RC_ADD_SUB_32 rc_add_sub_32_inst(.Y(add_sub_res), .CO(unused[0]), .A(OP1), .B(OP2), .SnA(SnA));
 wire ['DATA INDEX LIMIT:0] mul res;
MULT32 mult32_inst(.HI(unused), .LO(mul_res), .A(OP1), .B(OP2));
  wire ['DATA_INDEX_LIMIT:0] shift_res;
 SHIFT32 shift32_inst(.Y(shift_res), .D(OP1), .S(OP2), .LnR(OPRN[0]));
 wire ['DATA INDEX LIMIT:0] and res;
AND32_2x1 and32_2x1_inst(.Y(and_res), .A(OP1), .B(OP2));
wire ['DATA_INDEX_LIMIT:0] or_res;
OR32_2x1 or32_2x1_inst(.Y(or_res), .A(OP1), .B(OP2));
 wire ['DATA INDEX LIMIT:01 nor res:
NOR32_2x1 nor32_2x1_inst(.Y(nor_res), .A(OP1), .B(OP2));
MUX32_16x1 mux32_16x1_inst(.Y(OUT), .I0(unused), .I1(add_sub_res), .I2(add_sub_res), .I3(mul_res), .I4(shift_res), .I5(shift_res), .I5(and_res), .I7(or_res), .I6(nor_res), .I16(nor_res), .I9(a10, 100, add_sub_res[31]), .I10(unused), .I11(unused), .I112(unused), .I13(unused), .I13(u
  or or_init_inst(zero_res[0], OUT[0], OUT[0]);
       enerate
              for (i = 1; i < 31; i = i + 1)
             begin : or_gen_loop
    or or_inst(zero_res[i], OUT[i], zero_res[i - 1]);
wire not_zero;
or or_end_inst(not_zero, OUT[31], zero_res[30]);
not not_inst(ZERO, not_zero);
```

Image 3.2 Implementation of ALU

```
[TEST] 3 + 4 = 7, got 7 \dots [PASSED]
[TEST] 20 - 15 = 5 , got 5 ... [PASSED]
[TEST] 8 * 4 = 32 , got 32 ... [PASSED]
[TEST] 8 \gg 2 = 2 , got 2 \dots [PASSED]
[TEST] 4 << 4 = 64 , got 64 ... [PASSED]
[TEST] 5 & 10 = 0 , got 0 \dots [PASSED]
[TEST] 10 | 20 = 30 , got 30 ... [PASSED]
[TEST] 3 ~| 6 = 4294967288 , got 4294967288 ... [PASSED]
[TEST] 5 < 9 = 1 , got 1 \dots [PASSED]
       Total number of tests
       Total number of pass
              Image 3.3 ALU test bench transcript
```



Image 3.4 ALU test bench waveform

Binary Ripple Carry Adder/Subtractor

The binary ripple carry adder/subtractor is implemented by chaining 32 full adders. The last carry out signal is the carry out signalf or the entire binary ripple carry adder. The following is the digital circuit diagram, implementation, and test bench results for the binary ripple carry adder/subtractor:




Image 3.5 Binary ripple carry adder/subtractor digital circuit diagram

```
module RC_ADD_SUB_32(Y, CO, A, B, SnA);
module RC_ADD_SUB_32(Y, CO, A, E
// Output list
output ['DATA_INDEX_LIMIT:0] Y;
output CO;
// input list
input ['DATA_INDEX_LIMIT:0] A;
input ['DATA_INDEX_LIMIT:0] B;
input Sub_input Sub
wire [`DATA_INDEX_LIMIT:0] XORs;
wire [`DATA_WIDTH:0] CIs;
  assign CO = CIs[`DATA_WIDTH];
assign CIs[0] = SnA;
```

Image 3.6 Implementation of binary ripple carry adder/subtractor

| ŧ | A: | 0 | B: | 0 | SnA:0 | Υ: | 0 | CO:0 |
|---|-----------|------|--------|--------|-------|------|----------|------|
| ŧ | A: | 32 | B: | 16 | SnA:1 | Υ: | 16 | CO:1 |
| ŧ | A: | 32 | B: | 16 | SnA:0 | Y: | 48 | CO:0 |
| ŧ | A: | 16 | B: | 32 | SnA:1 | Y:42 | 94967280 | CO:0 |
| ŧ | A: | 16 | B: | 32 | SnA:0 | Y: | 48 | CO:0 |
| ŧ | A:2147483 | 3648 | B:2147 | 483648 | SnA:0 | Y: | 0 | CO:1 |
| ŧ | A:2147483 | 3649 | B:2147 | 483649 | SnA:0 | Y: | 2 | CO:1 |
| | | | | | | | | |

Image 3.7 Binary ripple carry adder/subtractor test bench transcript




Image 3.8 Binary ripple carry adder/subtractor test bench waveform

A1. Full Adder

The full adder is implemented by combining two half adders. The following is the digital circuit diagram, implementation, and test bench results for the full adder:

$Y = CI \oplus (A \oplus B)$ $CO = CI.(A \oplus B) + A.B$




Image 3.9 Full adder digital circuit diagram

```
module FULL_ADDER(S, CO, A, B, CI);
output S, CO;
input A, B, CI;
wire Y_1, C_1, C_2;
HALF_ADDER ha_inst_1(.Y(Y_1), .C(C_1), .A(A), .B(B));
HALF_ADDER ha_inst_2(.Y(S), .C(C_2), .A(Y_1), .B(CI));
or or_inst(CO, C_2, C_1);
endmodule
```

Image 3.10 Implementation of full adder

```
# A:0 B:0 CI:0 S:0 CO:0
# A:0 B:0 CI:1 S:1 CO:0
# A:0 B:1 CI:0 S:1 CO:0
# A:0 B:1 CI:1 S:0 CO:1
# A:1 B:0 CI:0 S:1 CO:0
# A:1 B:0 CI:1 S:0 CO:1
# A:1 B:1 CI:0 S:0 CO:1
```

Image 3.11 Full adder test bench transcript



Image 3.12 Full adder test bench waveform

A2. Half Adder

The half adder is implemented using simply an xor gate and an and gate. The two inputs are passed through both the xor gate and the and gate to obtain respectively the main result and the carry out. The following is the digital circuit diagram, implementation, and test bench results for the half adder:




Image 3.13 Half adder digital circuit diagram

```
module HALF_ADDER(Y, C, A, B);
output Y, C;
input A, B;

xor inst1(Y, A, B);
and inst2(C, A, B);
endmodule
```

Image 3.14 Implementation of half adder

```
# A:0 B:0 Y:0 C:0
# A:1 B:0 Y:1 C:0
# A:0 B:1 Y:1 C:0
# A:1 B:1 Y:0 C:1
```

Image 3.15 Half adder test bench transcript



Image 3.16 Half adder test bench waveform

B. Signed Multiplier

The signed multiplier is implemented using an unsigned multiplier, multiplexers, and two's complements. Both the multiplicand and the multiplier are passed through a two's complement circuit to retrieve its corresponding two's complement. Then they are passed through multiplexers with their most significant bit as a selection signal in order to determine whether to use the signed or unsigned version of the multiplicand and multiplier. Then, they are passed through the unsigned multiplier. The unsigned multiplier returns a 64-bit unsigned result, which is passed through another two's complement and another multiplexer, with a selection signal of an xor between the multiplicand and the multiplier's most significant bits, to determine the final result, signed or unsigned. The following is the digital circuit diagram, implementation, and test bench results for the signed multiplier:




Image 3.17 Signed multiplier digital circuit diagram

```
module MULT2GER; LO, A, B);
// output 13:6
output (31:0) HI;
output (31:0) HI;
output (31:0) HI;
output (31:0) A;
input (31:0) Experiment multiplicand and multiplier
vire [1:0] twoscomp32 mend;
vire [1:0] twoscomp32 mend;
vire [1:0] twoscomp32 mend;
vire [1:0] twoscomp32 mend;
// Word multiplicand and multiplier to choose complement or not
vire [1:0] mun32 2xi mps;
// Mux multiplicand and multiplier to choose complement or not
vire [1:0] mun32 2xi mps;
// Mux multiplicand and multiplier to choose complement or not
vire [1:0] mun32 2xi mps;
// Mux32 xxi mun32 xxi inst mpnf(.Y(mux32 2xi mend), .10(M), .11(twoscomp32 mend), .8(A[3]]);
// Unsigned multiplication
vire [6:0] multi2 ures
// Unitized unitized ures
// MULT32 unitized ures
// Two's complement of unsigned multiplication
vire [6:0] twoscomp64 res;
// MULT32 unitized ures
// XOR to choose signed or unsigned
vire xorRes;
// XOR to choose signed or unsigned
vire xorRes;
// XOR to choose signed or unsigned
vire xorRes;
// XOR to choose signed or unsigned
vire xorRes;
// XOR to choose signed or unsigned
vire xorRes;
// XOR to choose signed or unsigned
vire xorRes;
// XOR to choose signed or unsigned
vire xorRes;
// XOR to choose signed or unsigned
vire xorRes;
// XOR to choose signed or unsigned
vire xorRes;
// XOR to choose signed or unsigned
vire xorRes;
// XOR to choose signed or unsigned
vire xorRes;
// XOR to choose signed or unsigned
vire xorRes;
// XOR to choose signed or unsigned
vire xorRes;
// XOR to choose signed or unsigned
vire xorRes;
// XOR to choose signed or unsigned
vire xorRes;
// XOR to choose signed or unsigned
vire xorRes;
// XOR to choose signed or unsigned
vire xorRes;
// XOR to choose signed or unsigned
vire xorRes;
// XOR to choose signed or unsigned
vire xorRes;
// XOR to choose signed or unsigned
vire xorRes;
// XOR to choose signed or unsigned
vire xorRes;
// XOR to choose signed or unsigned
// XOR to choose signed or unsigned
// XOR to choose signed or unsigned
//
```

Image 3.18 Implementation of signed multiplier

| # | A: | 0 | B: | 0 | HI: | 0 | LO: | 0 |
|---|-------|---------|-----|-----------|-----|------------|-----|------------|
| # | A: | 4 | B: | 8 | HI: | 0 | LO: | 32 |
| # | A: | 8 | B: | 4 | HI: | 0 | LO: | 32 |
| # | A: | 65536 | B: | 65536 | HI: | 1 | LO: | 0 |
| # | A: | 65535 | B: | 65535 | HI: | 0 | LO: | 4294836225 |
| # | A:429 | 4967295 | B:4 | 294967295 | HI: | 0 | LO: | 1 |
| # | A:429 | 4967292 | B: | 8 | HI: | 4294967295 | LO: | 4294967264 |
| # | A: | 8 | B:4 | 294967292 | HI: | 4294967295 | LO: | 4294967264 |
| # | A:429 | 4901760 | B: | 65536 | HI: | 4294967295 | LO: | 0 |
| # | A: | 65535 | B:4 | 294901761 | HI: | 4294967295 | LO: | 131071 |
| # | A: | 1 | B: | 1 | HI: | 0 | LO: | 1 |

Image 3.19 Signed multiplier test bench transcript



Image 3.20 Signed multiplier test bench waveform

B1. Unsigned Multiplier

The unsigned multiplier is implemented using 31 binary ripple carry adder/subtractors along with 32 and gates. This is a combinational implementation of the unsigned multiplier, where at each addition step, the least significant bit of the addition result is recorded in the result. The first "level" has two and gates while the rest have one and gate and one ripple carry adder/subtractor. Though we are using an adder/subtractor, we only use the addition functionality. The following is the digital circuit diagram, implementation, and test bench results for the unsigned multiplier:




Image 3.21 Unsigned multiplier digital circuit diagram

```
module MULT22_UGET, LO, A, B);

// Output list
output [11:0] HI;

vire COS [11:0];

vire COS [11:0];

vire COS [11:0];

vire (11:0] res [11:0];

AND32_2xi and32_2xi inst(res[0], A, (32(B[0]));
but but inst; (COs [0], 1*bo);

but but inst; (COs [0], 1*bo);

// Common inst inst (COs [0], 1*bo);

penerate
for (i *: | i < 30; i * i * i *)

begin: adde: 31_cen_loop

vire (31:0) and res;

AC ADO game 2x re add with 22_Inst(v(res[i)), CO(COs [i]), .A(and_res), .B((COs [i *: ], res[i *: ]), .B(A(1*bo));

but but_inst(LO[1], res[i][0]);

end
end
endepenerate

BUT22 but32_Inst(v(HI), .A((COs [3], res[3][31:1])));

endmodule
```

Image 3.22 Implementation of unsigned multiplier

| ŧ | A: | 0 | B: | 0 | HI: | 0 | LO: | 0 |
|---|---------|--------|-------|---------|--------|---------|-------|----------|
| ŧ | A: | 4 | B: | 8 | HI: | 0 | LO: | 32 |
| ŧ | A: | 8 | B: | 4 | HI: | 0 | LO: | 32 |
| ŧ | A: | 65536 | B: | 65536 | HI: | 1 | LO: | 0 |
| ŧ | A: | 65535 | B: | 65535 | HI: | 0 | LO:42 | 94836225 |
| ŧ | A:42949 | 967295 | B:429 | 4967295 | HI:429 | 4967294 | LO: | 1 |
| | | | | | | | | |

Image 3.23 Unsigned multiplier test bench transcript



Image 3.24 Unsigned multiplier test bench waveform

B2. Two's Complement

The two's complement is implemented very simply with an inverter and an adder. The two's complement is found by inverting the bits and adding one, so the implementation is a 32-bit inverter which is added with a 32-bit value of 1 through a ripply carry adder. The 64-bit version simply use a 64-bit inverter and a 64-bit ripple carry adder, but the concept is the exact same. The following is the digital circuit diagram and implementation for the two's complement:




Image 3.25 Two's complement digital circuit diagram

```
module TWOSCOMP32(Y, A);
//output list
output [31:0] Y;
//input list
input [31:0] A;
wire [31:0] inv_res;
wire CO;
INV32_1x1 inv32_1x1_inst(inv_res, A);
RC_ADD_SUB_32_rc_add_sub_32_inst(.Y(Y), .CO(CO), .A(inv_res), .B(32'b1), .SnA(1'b0));
```

Image 3.26 Implementation of two's complement

Image 3.27 Two's complement test bench transcript



B3. Multiplexer

The base 1-bit, 2x1 multiplexer is implemented using basic logic gates: one inverter, two ands, and one or. The following is the digital circuit diagram, implementation, and test bench results for the 1-bit, 2x1 multiplexer:




Image 3.29 1-bit, 2x1 multiplexer digital circuit diagram

```
module MUX1_2x1(Y, I0, I1, S);
//output list
output Y;
//input list
input I0, I1, S;

wire s_not, and_1, and_2;

not not_inst(s_not, S);
and and_inst_1(and_1, I0, s_not);
and and_inst_2(and_2, I1, S);
or or_inst(Y, and_1, and_2);
endmodule
```

Image 3.30 Implementation of 1-bit, 2x1 multiplexer

```
# I0:0 I1:0 S:0 Y:0
# I0:0 I1:0 S:1 Y:0
# I0:0 I1:1 S:0 Y:0
# I0:0 I1:1 S:1 Y:1
# I0:1 I1:0 S:0 Y:1
# I0:1 I1:0 S:1 Y:0
# I0:1 I1:1 S:0 Y:1
# I0:1 I1:1 S:1 Y:1
```

Image 3.31 1-bit, 2x1 multiplexer test bench transcript




Image 3.32 1-bit, 2x1 multiplexer test bench waveform

The 32-bit, 2x1 multiplexer is simply 32, 1-bit 2x1 multiplexers connected together. The following is the digital circuit diagram, implementation, and test bench results for the 32-bit, 2x1 multiplexer:




Image 3.33 32-bit, 2x1 multiplexer digital circuit diagram

```
module MUX32 2x1(Y, I0, I1, S);
// output list
output [31:0] Y;
//input list
input [31:0] I0;
input [31:0] I1;
input S;
genvar i;
generate
    for (i = 0; i < 32; i = i + 1)
    begin : mux1_2x1_gen_loop
        MUX1 2x1 mux1 2x1 inst(Y[i], I0[i], I1[i], S);
    end
endgenerate
```

endmodule

Image 3.34 Implementation of 32-bit, 2x1 multiplexer

```
0 I1:
IO:
                           0 S:0 Y:
                                            0
I0:4294967294 I1:4294967295 S:1 Y:4294967295
I0:4294967294 I1:4294967295 S:0 Y:4294967294
```

Image 3.35 32-bit, 2x1 multiplexer transcript



Image 3.36 32-bit, 2x1 multiplexer waveform

Subsequent larger input multiplexers are implemented utilizing smaller multiplexers. The following is the digital circuit diagram, implementation, and test bench results for the 32-bit, 32x1 multiplexer:




Image 3.37 32-bit, 32x1 multiplexer digital circuit diagram

```
|module MUX32_32x1(Y, I0, I1, I2, I3, I4, I5, I6, I7, | I8, I9, I10, I11, I12, I13, I14, I15,
                                                                         I16, I17, I18, I19, I20, I21, I22, I23, I24, I25, I26, I27, I28, I29, I30, I31, S);
    // output list
   output [31:0] Y;
//input list
input [31:0] I0,
                                115t
1:01 10, 11, 12, 13, 14, 15, 16, 17;
1:01 18, 19, 110, 111, 112, 113, 114, 115;
1:01 116, 117, 118, 119, 120, 121, 122, 123;
1:01 124, 125, 126, 127, 128, 129, 130, 131;
  wire [31:0] mux32_16x1_res_1;
wire [31:0] mux32_16x1_res_2;
MUX32_16x1 mux32_16x1_inst_1(.Y(mux32_16x1_res_1), .IO(IO), .II(II), .I2(I2), .I3(I3), .I4(I4), .I5(I5), .I6(I6), .I7(I7), .I1(III), .I2(I2), .I3(I3), .I6(I8), .I9(I9), .I10(IIO), .I11(III), .I11(III), .I12(II2), .I3(II3), .I14(II4), .I15(II5), .S(S[3:0])); MUX32_16x1 mux32_16x1_inst_2(.Y(mux32_16x1_res_2), .IO(II6), .I1(II7), .I2(II8), .I3(II9), .I8(I24), .I9(I25), .I10(I26), .I11(I27), .I12(I28), .I3(I29), .I14(I30), .I15(I31), .S(S[3:0])); MUX32_2x1_mux32_2x1_inst(.Y(Y), .I0(mux32_16x1_res_1), .I1(mux32_16x1_res_2), .S(S[4]));
```

Image 3.38 Implementation of 32-bit, 32x1 multiplexer

```
# 10:4294967264 11:4294967265 12:4294967266 13:4294967267 14:4294967268 15:4294967269 16:4294967270 17:4294967271 0 115:4294967289 119:4294967289 120:4294967280 121:4294967280 121:4294967280 120:4294967280 121:4294967280 120:4294967280 120:4294967280 120:4294967280 120:4294967280 120:4294967280 120:4294967280 120:4294967280 120:4294967280 120:4294967280 120:4294967280 120:4294967280 120:4294967280 120:4294967280 120:4294967280 120:4294967280 120:4294967280 120:4294967280 120:4294967280 120:4294967280 120:4294967280 120:4294967280 120:4294967280 120:4294967280 120:4294967280 120:4294967280 120:4294967280 120:4294967280 120:4294967280 120:4294967280 120:4294967280 120:4294967280 120:4294967280 120:4294967280 120:4294967280 120:4294967280 120:4294967280 120:4294967280 120:4294967280 120:4294967280 120:4294967280 120:4294967280 120:4294967280 120:4294967280 120:4294967280 120:4294967280 120:4294967280 120:4294967280 120:4294967280 120:4294967280 120:4294967280 120:4294967280 120:4294967280 120:4294967280 120:4294967280 120:4294967280 120:4294967280 120:4294967280 120:4294967280 120:4294967280 120:4294967280 120:4294967280 120:4294967280 120:4294967280 120:4294967280 120:4294967280 120:4294967280 120:4294967280 120:4294967280 120:4294967280 120:4294967280 120:4294967280 120:4294967280 120:4294967280 120:4294967280 120:4294967280 120:4294967280 120:4294967280 120:4294967280 120:4294967280 120:4294967280 120:4294967280 120:4294967280 120:4294967280 120:4294967280 120:4294967280 120:4294967280 120:4294967280 120:4294967280 120:4294967280 120:4294967280 120:4294967280 120:4294967280 120:4294967280 120:4294967280 120:4294967280 120:4294967280 120:4294967280 120:4294967280 120:4294967280 120:4294967280 120:4294967280 120:4294967280 120:4294967280 120:4294967280 120:4294967280 120:4294967280 120:4294967280 120:4294967280 120:4294967280 120:4294967280 120:4294967280 120:4294967280 120:4294967280 120:4294967280 120:4294967280 120:4294967280 120:4294967280 120:4294967280 120:4294967280 120:4294967280 120:4294967280 120:429496
       :4294967293 130:4294967294 131:4294967295 5: 1 1:4294967265

# 10:4294967264 11:4294967265 12:4294967266 13:4294967267 14:4294967268 15:4294967269 16:4294967270 17:4294967271

# 15:4294967289 16:4294967280 117:4294967281 118:4294967282 119:4294967283 120:4294967284 121:4294967285 122:42

*4294967289 130:4294967284 131:4294967285 5: 2 1:4294967266
```

Image 3.39 32-bit, 32x1 multiplexer test bench transcript



Image 3.40 32-bit, 32x1 multiplexer test bench waveform

Shifter

The shifter is implemented using a barrel shifter and a multiplexer. The following is the digital circuit diagram, implementation, and test bench results for the shifter:




Image 3.41 Shifter digital circuit diagram

```
module SHIFT32(Y. D. S. LnR):
module SHIFT32(Y,
// output list
output [31:0] Y;
// input list
input [31:0] D;
input [31:0] S;
input LnR;
wire [31:0] barrel shifter32 res;
wire [31:5] or_res;
or or_init_inst(or_res[5], s[5], s[5]);
genvar i;
generate
     BARREL_SHIFTER32 barrel_shifter32_inst(.Y(barrel_shifter32_res), .D(D), .S(S[4:0]), .LnR(LnR));
MUX32_2xl_mux32_2xl_inst(.Y(Y), .T0(barrel_shifter32_res), .I1(32'b0), .S(or_res[31]));
```

Image 3.42 Implementation of shifter

| # | D: 0 | S: | 0 | LnR:0 | Y: | 0 |
|---|--------------|----|----|-------|-------|---------|
| # | D: 2 | s: | 4 | LnR:1 | Y: | 32 |
| # | D: 5 | s: | 5 | LnR:1 | Y: | 160 |
| ŧ | D: 13 | S: | 3 | LnR:1 | Y: | 104 |
| ŧ | D:2147483648 | S: | 1 | LnR:1 | Y: | 0 |
| # | D:2147483648 | S: | 3 | LnR:1 | Y: | 0 |
| # | D: 64 | S: | 4 | LnR:0 | Y: | 4 |
| ŧ | D: 100 | S: | 5 | LnR:0 | Y: | 3 |
| # | D: 123 | S: | 3 | LnR:0 | Y: | 15 |
| # | D: 1 | S: | 1 | LnR:0 | Y: | 0 |
| # | D: 1 | s: | 3 | LnR:0 | Y: | 0 |
| # | D: 1 | S: | 31 | LnR:1 | Y:214 | 7483648 |
| # | D: 1 | S: | 32 | LnR:1 | Y: | 0 |
| # | D: 1 | S: | 33 | LnR:1 | Y: | 0 |
| # | D: 1 | s: | 35 | LnR:1 | Y: | 0 |

Image 3.43 Shifter test bench transcript



Image 3.44 Shifter test bench waveform

C1. 32-Bit Barrel Shifter

The 32-bit barrel shifter is implemented using a 32-bit right shifter, a 32-bit left shifter, and a 32-bit, 2x1 multiplexer. Depending on the select signal, the multiplexer will output either the right or the left shifted result. The following is the digital circuit diagram, implementation, and test bench results for the 32-bit barrel shifter:




Image 3.45 32-bit barrel shifter digital circuit diagram

```
module BARREL_SHIFTER32(Y, D, S, LnR);
// output list
output [31:0] Y;
// input list
input [31:0] D;
input [31:0] S;
input LnR;

wire [31:0] shift32_l_res;
wire [31:0] shift32_r_res;
SHIFT32_L shift32_l_inst(.Y(shift32_l_res), .D(D), .S(S));
SHIFT32_R shift32_r_inst(.Y(shift32_r_res), .D(D), .S(S));
MUX32_2x1_mux32_2x1_inst(.Y(Y), .IO(shift32_r_res), .II(shift32_l_res), .S(LnR));
```

Image 3.46 Implementation of 32-bit barrel shifter

| # | D: | 0 | s: | 0 | LnR:0 | Υ: | 0 |
|---|--------|--------|----|---|-------|----|-----|
| ŧ | D: | 2 | S: | 4 | LnR:1 | Υ: | 32 |
| ŧ | D: | 5 | S: | 5 | LnR:1 | Υ: | 160 |
| ŧ | D: | 13 | S: | 3 | LnR:1 | Υ: | 104 |
| ŧ | D:2147 | 483648 | S: | 1 | LnR:1 | Υ: | 0 |
| ŧ | D:2147 | 483648 | S: | 3 | LnR:1 | Υ: | 0 |
| # | D: | 64 | S: | 4 | LnR:0 | Υ: | 4 |
| ŧ | D: | 100 | S: | 5 | LnR:0 | Υ: | 3 |
| ŧ | D: | 123 | S: | 3 | LnR:0 | Υ: | 15 |
| ŧ | D: | 1 | S: | 1 | LnR:0 | Υ: | 0 |
| ŧ | D: | 1 | S: | 3 | LnR:0 | Υ: | 0 |
| | | | | | | | |

Image 3.47 32-bit barrel shifter test bench transcript



C2. 32-Bit Right Shifter

The 32-bit right shifter is implemented purely using 160 1-bit, 2x1 multiplexers. At each "level" the multiplexers output to the next level multiplexer shifted over by the corresponding number of bits for that level. The following is the digital circuit diagram (actually 4-bit, but the concept extends to 32-bit), implementation, and test bench results for the 32-bit right shifter:




Image 3.49 4-bit right shifter digital circuit diagram

```
module SHIF132_R(Y, D, S);
// output list
input [31:0] T;
// input list
input [31:0] D;
input [41:0] D;
input [41:0] S;

wire [31:0] res [3:0];
genvar i, j;
genvar i, j;
generate
    for (i = 0; i < 32; i = i + 1)
    begin
        | MUXI_2x1 mux_inst_1(.Y(res[0][i]), .IO(D[i]), .II(1*b0), .S(S[0]));
    end
    else
    begin
        | MUXI_2x1 mux_inst_2(.Y(res[0][i]), .IO(D[i]), .II(D[i + 1]), .S(S[0]));
    end
end

for (i = 1; i < 4; i = i + 1)
    begin: semi_inner_mux_gem_loop
    for (j = 0; j < 32; j = j + 1)
    begin: inner_mux_gem_loop
    if (j > 31 - (2 ** i))
    begin
        | MUXI_2x1 mux_inst_3(.Y(res[i][j]), .IO(res[i - i][j]), .II(1*b0), .S(S[i]));
    end
    else
    begin
        | MUXI_2x1 mux_inst_4(.Y(res[i][j]), .IO(res[i - i][j]), .II(res[i - i][j + 2 ** i)), .S(S[i]));
    end
    end

end

for (i = 0; i < 32; i = i + 1)
    begin: last_mux_gem_loop
    if (i > 15)
    begin
        | MUXI_2x1 mux_inst_5(.Y(Y[i]), .IO(res[3][i]), .II(1*b0), .S(S[4]));
    end
    else
    begin
        | MUXI_2x1 mux_inst_5(.Y(Y[i]), .IO(res[3][i]), .II(1*b0), .S(S[4]));
    end
    else
    begin
        | MUXI_2x1 mux_inst_6(.Y(Y[i]), .IO(res[3][i]), .II(res[3][i + 16]), .S(S[4]));
    end
end
end
end
end
end
end
end
end
endgenerate
```

Image 3.50 Implementation for 32-bit right shifter

| ŧ | D: | 0 | S: | 0 | Υ: | 0 |
|---|----|-----|----|---|----|----|
| ŧ | D: | 64 | s: | 4 | Υ: | 4 |
| ŧ | D: | 100 | S: | 5 | Υ: | 3 |
| ŧ | D: | 123 | s: | 3 | Υ: | 15 |
| ŧ | D: | 1 | S: | 1 | Υ: | 0 |
| ŧ | D: | 1 | S: | 3 | Υ: | 0 |

Image 3.51 32-bit right shifter test bench transcript

Image 3.52 32-bit right shifter test bench waveform

C3. 32-Bit Left Shifter

The 32-bit left shifter is nearly the same as the 32-bit right shifter, just in the opposite direction. The following is the digital circuit diagram (actually 4-bit, but the concept extends to 32-bit), implementation, and test bench results for the 32-bit left shifter:




Image 3.53 32-bit left shifter digital circuit diagram

Image 3.54 Implementation of 32-bit left shifter

```
0 S: 0 Y:
D:
                                0
              S: 4 Y:
D:
                               32
D:
            5 S: 5 Y:
                              160
D:
           13 S: 3 Y:
                              104
D:2147483648 S: 1 Y:
                                0
D:2147483648 S: 3 Y:
                                0
```

Image 3.55 32-bit left shifter test bench transcript

Image 3.56 32-bit left shifter test bench waveform

D. 32-Bit Logic Gates

The 32-bit logic gates, nor, and, inverter, and or, are very simple. They are implemented through connecting 32 of their respective logic gates together. An exception is the or gate, which could either be implemented the same way, or through connecting a 32-bit nor followed by a 32-bit inverter. The following are the implementations for the 32-bit logic gates:

```
module NOR32 2x1(Y, A, B);
//output
output [31:0] Y;
//input
input [31:0] A;
input [31:0] B;
genvar i;
generate
    for (i = 0; i < 32; i = i + 1)
    begin : nor 32 gen loop
         nor nor inst(Y[i], A[i], B[i]);
    end
endgenerate
endmodule
        Image 3.57 Implementation for 32-bit nor gate
module AND32 2x1(Y, A, B);
//output
output [31:0] Y;
//input
input [31:0] A;
input [31:0] B;
genvar i;
generate
    for (i = 0; i < 32; i = i + 1)
    begin : and 32 gen loop
        and and inst(Y[i], A[i], B[i]);
    end
endgenerate
```

Image 3.58 Implementation for 32-bit and gate

endmodule

```
module INV32 1x1(Y, A);
//output
output [31:0] Y;
//input
input [31:0] A;
genvar i;
generate
     for (i = 0; i < 32; i = i + 1)
     begin : not 32 gen loop
           not not inst(Y[i], A[i]);
     end
endgenerate
endmodule
         Image 3.59 Implementation for 32-bit inverter
module OR32_2x1(Y, A, B);
//output
output [31:0] Y;
//input
input [31:0] A;
input [31:0] B;
wire [31:0] nor res;
NOR32 2x1 nor32 2x1 inst(.Y(nor res), .A(A), .B(B));
INV32_1x1 inv32_1x1_inst(.Y(Y), .A(nor_res));
endmodule
          Image 3.60 Implementation for 32-bit or gate
     IV. RF DESIGN, IMPLEMENTATION, AND TESTING
```

The RF receives eight inputs: "READ," "WRITE," "CLK," and "RST" which are 1-bit flags indicating respectively the read or write type, the clock signal, and the reset signal, "DATA W" which is a 32-bit data this is to be written to the RF, and "ADDR_R1," "ADDR_R2," and "ADDR_W" which are 5-bit addresses, two of which are for reading and one for writing respectively. The RF has two outputs: "DATA_R1" and "DATA_R2" which are 32-bit data returned when requesting a read operation from the RF. As previously mentioned, all registers in the RF are initially set to value 0. The RF is comprised of 32 32-bit registers, a 5x32 line decoder, two 32-bit 32x1 multiplexers, and two 32-bit 2x1 multiplexers. The line decoder along used alongside and gates and the write signal determine which register among the 32 registers to write data to, if any. The register file is dual read, so it has one 32-bit 32x1 multiplexer to output two read addresses at the same time. The two 32-bit 2x1 multiplexers decide whether to output hi-Z or the actual register data, depending on the read or write status of the register file. The register file is positive edge triggered and resets on a reset signal of zero. The following is the digital circuit diagram, implementation, and test bench results for the RF:




Image 4.1 RF digital circuit diagram

Image 4.2 Implementation of RF

```
# Total number of tests 32
# Total number of pass 32
```

Image 4.3 RF test bench transcript




Image 4.4 RF test bench waveform

A. 32-Bit Register

The 32-bit register is implemented using 32 1-bit registers. It does not have preset capabilities, is positive edge triggered, and is reset on zero reset signal. The following is the digital circuit diagram, implementation, and test bench results for the 32-bit register:




Image 4.5 32-bit register digital circuit diagram

Image 4.6 Implementation for 32-bit register

```
D:4294967295 LOAD:1 CLK:0 RESET:1 Q:
 D:4294967295
               LOAD: 1
                      CLK:1
                            RESET:1
                                     0:4294967295
 D:
                      CLK:0
                            RESET:1
                                     Q:4294967295
                             RESET:0
                                                 0
 D:
                                     0:
                                                 0
 D:4294967295
                      CLK: 0
               LOAD: 1
                      CLK:1
                                     Q:4294967295
 D:4294967295 LOAD:1
                            RESET:1
 D:
                      CLK:0 RESET:1
                                     Q:4294967295
               LOAD:1
 D:
                      CLK:1
                            RESET:1
                                                 0
                                                 0
             x LOAD:1 CLK:0 RESET:1 Q:
 D:4294967295 LOAD:0 CLK:0 RESET:1 O:
                                                 0
 D:4294967295
                      CLK:1
                            RESET:1 O:
                                                 0
               LOAD: 0
                      CLK:0 RESET:1
                                                 0
 D:
             x LOAD:0
 D:
             x LOAD:0 CLK:1
                            RESET:0 Q:
                                                 0
 D:4294967295 LOAD:0
                      CLK:0 RESET:1
                                                 0
 D:4294967295 LOAD:0 CLK:1
 D:
             0 LOAD: 0 CLK: 0 RESET: 1
                                     0:
                                                 0
             0 LOAD: 0 CLK:1 RESET:1 0:
                                                 0
# D:
             x LOAD:0 CLK:0 RESET:1 Q:
                                                 0
```

Image 4.7 32-bit register test bench transcript




Image 4.8 32-bit register test bench waveform

A1. 1-Bit Register

The 1-bit register is implemented using a D-flipflop and a multiplexer. This register has the ability to not always load everything that is inputted because it has a load signal. The register only saves a new value when the load signal is on, otherwise the same value is looped back into the register. The following is the digital circuit diagram, implementation, and test bench results for the 1-bit register:




Image 4.9 1-bit register digital circuit diagram

```
module REG1(Q, Qbar, D, L, C, nP, nR);
input D, C, L;
input D, C, L;
input P, nR;
output Q, Qbar;
wire mux_res;
wire d_ff_q;

MUX1_2x1 mux1_2x1_inst(.Y(mux_res), .IO(d_ff_q), .I1(D), .S(L));
D_FF d_ff_inst(.Q(d_ff_q), .Qbar(Qbar), .D(mux_res), .C(C), .nP(nP), .nR(nR));
buf buf_inst(Q, d_ff_q);
endmodule
```

Image 4.10 Implementation of 1-bit register

```
# D:1 C:0 L:1 nP:1 nR:1 Q:x Qbar:x
 D:1 C:1 L:1 nP:1 nR:1 Q:1 Qbar:0
 D:x C:0 L:1 nP:1 nR:1 Q:1 Qbar:0
 D:0 C:0 L:1 nP:1 nR:1 O:1 Obar:0
 D:0 C:1 L:1 nP:1 nR:1 Q:0 Qbar:1
 D:x C:0 L:1 nP:1 nR:1 Q:0 Qbar:1
 D:x C:1 L:1 nP:0 nR:1 Q:1 Qbar:0
 D:x C:1 L:1 nP:1 nR:0 Q:0 Qbar:1
 D:1 C:0 L:0 nP:1 nR:1 Q:0 Qbar:1
 D:1 C:1 L:0 nP:1 nR:1 Q:0 Qbar:1
 D:x C:0 L:0 nP:1 nR:1 Q:0 Qbar:1
 D:0 C:0 L:0 nP:1 nR:1 Q:0 Qbar:1
 D:0 C:1 L:0 nP:1 nR:1 O:0 Obar:1
 D:x C:0 L:0 nP:1 nR:1 Q:0 Qbar:1
 D:x C:1 L:0 nP:0 nR:1 Q:1 Qbar:0
 D:x C:1 L:0 nP:1 nR:0 Q:0 Qbar:1
```

Image 4.11 1-bit register test bench transcript




Image 4.12 1-bit register test bench waveform

A2. D-Flipflop

The D-flipflop is implemented using a D-latch and an SR-latch. The D-latch is the master latch and the SR-latch is the slave latch. The following is the digital circuit diagram, implementation, and test bench results for the D-flipflop:




Image 4.13 D-Flipflop digital circuit diagram

```
module D_FF(Q, Qbar, D, C, nP, nR);
input D, C;
input nP, nR;
output Q, Qbar;
wire Y, Ybar;
wire not_c;
not not_inst(not_c, C);
D_LATCH_d_latch_inst(.Q(Y), .Qbar(Ybar), .D(D), .C(not_c), .nP(nP), .nR(nR));
SR_LATCH_sr_latch_inst(.Q(Q), .Qbar(Qbar), .S(Y), .R(Ybar), .C(C), .nP(nP), .nR(nR));
```

Image 4.14 Implementation of D-Flipflop

```
# D:1 C:0 nP:1 nR:1 Q:x Qbar:x

# D:1 C:1 nP:1 nR:1 Q:1 Qbar:0

# D:x C:0 nP:1 nR:1 Q:1 Qbar:0

# D:0 C:0 nP:1 nR:1 Q:1 Qbar:0

# D:0 C:1 nP:1 nR:1 Q:0 Qbar:1

# D:x C:0 nP:1 nR:1 Q:0 Qbar:1

# D:x C:1 nP:0 nR:1 Q:1 Qbar:0

# D:x C:1 nP:0 nR:1 Q:1 Qbar:0
```

Image 4.15 D-Flipflop test bench transcript



Image 4.16 D-Flipflop test bench waveform

A3. D-Latch

The D-latch is implemented using an SR-latch, just using an inverter to invert the input signal instead of having to receive two separate inputs like the SR-latch. The following is the digital circuit diagram, implementation, and test bench results for the D-latch:




Image 4.17 D-latch digital circuit diagram

```
module D_LATCH(Q, Qbar, D, C, nP, nR);
input D, C;
input P, nR;
output Q, Qbar;
wire not_d;
not not_inst(not_d, D);
SR_LATCH sr_latch_inst(.Q(Q), .Qbar(Qbar), .S(D), .R(not_d), .C(C), .nP(nP), .nR(nR));
endmodule
```

Image 4.18 Implementation of D-latch

```
# D:1 C:1 nP:1 nR:1 Q:1 Qbar:0

# D:x C:0 nP:1 nR:1 Q:1 Qbar:0

# D:0 C:1 nP:1 nR:1 Q:0 Qbar:1

# D:x C:0 nP:1 nR:1 Q:0 Qbar:1

# D:x C:1 nP:0 nR:1 Q:1 Qbar:x

# D:x C:1 nP:1 nR:0 Q:x Qbar:1
```

Image 4.19 D-latch test bench transcript



Image 4.20 D-latch test bench waveform

A4. SR-Latch

The SR-latch is implemented using four nand gates. It receives two data inputs and one control signal. The following is the digital circuit diagram, implementation, and test bench results for the SR-latch:




Image 4.21 SR-latch digital circuit diagram

```
module SR_LATCH(Q, Qbar, S, R, C, nP, nR);
input S, R, C;
input P, nR;
output Q, Qbar;
wire nand sc_res;
wire nand rc_res;
wire nand rc_res;
wire nand_rq_res;
nand nand_rc_inst(nand_sc_res, S, C);
nand nand_ac_inst(nand_sc_res, R, C);
nand nand_rc_inst(nand_rc_res, R, C);
NAND_3x1 nand_3x1_sQbar_inst(.Y(nand_sQbar_res), .A(nP), .B(nand_sc_res), .C(nand_rq_res));
NAND_3x1 nand_3x1_rq_inst(.Y(nand_rq_res), .A(nR), .B(nand_rc_res), .C(nand_sQbar_res));
buf buf_inst_1(Q, nand_sQbar_res);
buf buf_inst_2(Qbar, nand_rq_res);
endmodule
```

Image 4.22 Implementation of SR-latch

```
# S:1 R:0 C:1 nP:1 nR:1 Q:1 Qbar:0
# S:x R:x C:0 nP:1 nR:1 Q:1 Qbar:0
# S:0 R:0 C:1 nP:1 nR:1 Q:1 Qbar:0
# S:0 R:1 C:1 nP:1 nR:1 Q:0 Qbar:1
# S:x R:x C:0 nP:1 nR:1 Q:0 Qbar:1
# S:0 R:0 C:1 nP:1 nR:1 Q:0 Qbar:1
# S:x R:x C:x nP:0 nR:1 Q:1 Qbar:x
# S:x R:x C:x nP:0 nR:1 Q:1 Qbar:x
```

Image 4.23 SR-latch test bench transcript



Image 4.24 SR-latch test bench waveform

B. Line Decoder

The base 2x4 line decoder is implemented with four and gates and two inverters. The following is the digital circuit diagram, implementation, and test bench results for the 2x4 line decoder:




Image 4.25 2x4 line decoder digital circuit diagram

```
module DECODER_2x4(D, I);
// output
output [3:0] D;
// input
input [1:0] I;

wire [1:0] I_not;

not not_inst_1(I_not[0], I[0]);
not not_inst_2(I_not[1], I[1]);

and and_inst_2(I_not[1], I_not[1], I_not[0]);
and and_inst_2(D[1], I_not[1], I[0]);
and and_inst_3(D[2], I[1], I_not[0]);
and and_inst_4(D[3], I[1], I[0]);
```

endmodule

Image 4.26 Implementation of 2x4 line decoder

```
# I:0 D:0001
# I:1 D:0010
# I:2 D:0100
# I:3 D:1000
```

Image 4.27 2x4 line decoder test bench transcript

Image 4.28 2x4 line decoder test bench waveform

Subsequent larger line decoders are implemented using a smaller decoder, an invert, and the corresponding number of and gates for the number outputs. The following is the digital circuit diagram, implementation, and test bench results for the 5x32 line decoder:




Image 4.29 5x32 line decoder digital circuit diagram

```
module DECODER_5x32(D, I);
// output
output [31:0] D;
// input
input [4:0] I;
wire I4_not;
not not_inst(I4_not, I[4]);
wire [15:0] decoder_4x16_res;
DECODER_4x16 decoder_4x16_inst(.D(decoder_4x16_res), .I(I[3:0]));
genvar i;
generate
   for (i = 0; i < 16; i = i + 1)
    begin : and_32_gen_loop
        and and_inst_1(D[i], decoder_4x16_res[i], I4_not);
        and and_inst_2(D[i + 16], decoder_4x16_res[i], I[4]);
   end
endgenerate</pre>
```

Image 4.30 Implementation of 5x32 line decoder

endmodule

```
1
2
T:
D:000000000000000000000000100000000
9
I:15
```

Image 4.31 5x32 line decoder test bench transcript

Image 4.32 5x32 line decoder test bench waveform

V. MEMORY DESIGN, IMPLEMENTATION, AND TESTING

The memory contains more memory than the RF and is single read instead of dual read. It receives five inputs: "READ," "WRITE," "CLK," and "RST" which are 1-bit flags respectively indicating the read or write operation, the clock signal, and the reset signal and "ADDR" which is a 26-bit address for reading or writing. It also has one 32-bit inout port, "DATA," for transferring data that is read or to be written. 256MB memory is represented "sram 32x64m," which is an array of about 64M elements each of 32-bit size. The memory is then wrapped with a memory wrapper with separate input and output ports instead of the memory's one inout port. The following is the digital circuit diagram, implementation, and test bench results for the memory wrapper and 64MB memory:




Image 5.1 Memory wrapper digital circuit diagram

```
module MEMORY_WRAPPER(DATA_OUT, DATA_IN, READ, WRITE, ADDR, CLK, RST);
// parameter file
// Parameter for the memory initialization file name
parameter mem_init_file = "mem_content_01.dat";
// output list
output ['DATA_INDEX_LIMIT:0] DATA_OUT;
//input list
input ['DATA_INDEX_LIMIT:0] DATA_IN;
input READ, WRITE, CLK, RST;
input [`ADDRESS_INDEX_LIMIT:0] ADDR;
reg [`DATA_INDEX_LIMIT:0] DATA_OUT;
wire [`DATA_INDEX_LIMIT:0] DATA;
assign DATA = ((READ===1'b0)&&(WRITE===1'b1))?DATA IN:{\DATA WIDTH{1'bz}}:
defparam memory_inst.mem_init_file = mem init file;
MEMORY_64MB memory_inst(.DATA(DATA), .READ(READ), .WRITE(WRITE),
                           .ADDR (ADDR) , .CLK (CLK) ,
                                                          .RST (RST));
initial
DATA_OUT = 32'h00000000;
always @ (negedge RST)
begin
if (RST === 1'b0)
    DATA_OUT = 32'h00000000;
always @ (DATA)
   ((READ===1'b1)&&(WRITE===1'b0))
    DATA_OUT=DATA;
endmodule
```

Image 5.2 Implementation of memory wrapper

```
module MEMORY_64MB(DATA, READ, WRITE, ADDR, CLK, RST);
// Parameter for the memory initialization file nam
parameter mem_init_file = "mem_content_01.dat";
input READ, WRITE, CLK, RST;
input [`ADDRESS_INDEX_LIMIT:0] ADDR;
   inout ports
inout ['DATA_INDEX_LIMIT:0] DATA;
// memory bank
reg ['DATA_INDEX_LIMIT:0] sram_32x64m [0:'MEM_INDEX_LIMIT]; // memory storage
integer i; // index for reset operation
reg [`DATA_INDEX_LIMIT:0] data_ret; // return data register
assign DATA = ((READ===1'b1)&&(WRITE===1'b0))?data_ret:{`DATA_WIDTH{1'bz}};
always @ (negedge RST or posedge CLK)
begin
if (RST === 1'b0)
for (i=0;i<=`MEM_INDEX_LIMIT; i = i +1)
    sram 32x64m[i] = { `DATA_WIDTH(1'b0) };
$readmenh (mem_init_file, sram_32x64m);</pre>
else
begin
if ((READ===1'b1)&&(WRITE===1'b0)) // read operation
 data_ret = sram 32x64m[ADDR];
else if ((READ===1'b0)&&(WRITE===1'b1)) // write operation
     sram_32x64m[ADDR] = DATA;
end
```

Image 5.3 Implementation of 64MB memory

```
# Total number of tests 27
# Total number of pass 27
```

Image 5.4 64MB memory test bench transcript

Image 5.5 64MB memory test bench waveform

VI. CU DESIGN, IMPLEMENTATION, AND TESTING

The CU, using a five-state state machine, sends a control word to the data path to execute the current stage of the instruction cycle. It also sends signals for reading and writing to and from the memory. The CU does not have an independent test bench, as it must work together with the data path and memory in order to yield results. The following is the implementation for the CU:

```
module CONTROL_UNIT(CTRL, READ, WRITE, ZERO, INSTRUCTION, CLK, RST);
// Output signals
output [ CTRL WIDTH INDEX LIMIT:0] CTRL;
output READ, WRITE:
// input signals input ZERO, CLK, RST;
input ['DATA_INDEX_LIMIT:0] INSTRUCTION;
reg [`CTRL_WIDTH_INDEX_LIMIT:0] CTRL;
reg ['DATA_INDEX_LIMIT:0] INSTR;
wire [2:0] proc state;
PROC_SM state_machine(.STATE(proc_state), .CLK(CLK), .RST(RST));
always @ (proc_state)
begin
    if (proc_state === `PROC_FETCH)
        READ = 1'b1;
        WRITE = 1'b0;
CTRL = 'CTRL WIDTH'h00200000;
     else if (proc_state === `PROC_DECODE)
        INSTR = INSTRUCTION:
         if (INSTR[31:26] === 6'hlb) // push
             CTRL = 'CTRL_WIDTH'h00000070;
        else if (INSTR[31:26] === 6'h0f || INSTR[31:26] === 6'h02 || |
| INSTR[31:26] === 6'h03 || INSTR[31:26] === 6'h1c) // lui, jmp, jal, pop
             CTRL = `CTRL_WIDTH'h00000010;
        begin
             CTRL = `CTRL_WIDTH'h00000050; // everything else
         end
```

Image 6.1 Implementation of CU (fetch and decode)

```
else if (proc_state === `PROC_EXE)
begin
   /* R-Type */
   if (INSTR[31:26] === 6'h00)
   begin
       if (INSTR[5:0] === 6'h20) // add
         CTRL = `CTRL_WIDTH'h00006000;
       else if (INSTR[5:0] === 6'h22) // sub
       begin
         CTRL = `CTRL_WIDTH'h0000A000;
       end
       else if (INSTR[5:0] === 6'h2c) // mul
       CTRL = `CTRL_WIDTH'h0000E000;
       else if (INSTR[5:0] === 6'h24) // and
       begin
         CTRL = 'CTRL_WIDTH'h0001A000;
       end
       else if (INSTR[5:0] === 6'h25) // or
       begin
       CTRL = `CTRL_WIDTH'h0001E000;
       else if (INSTR[5:0] === 6'h27) // nor
       CTRL = `CTRL WIDTH'h00022000;
       end
       else if (INSTR[5:0] === 6'h2a) // slt
         CTRL = 'CTRL_WIDTH'h00026000;
       end
       else if (INSTR[5:0] === 6'h01) // sll
       CTRL = `CTRL_WIDTH'h00015400;
       else if (INSTR[5:0] === 6'h02) // srl
        CTRL = `CTRL_WIDTH'h00011400;
       end
       else if (INSTR[5:0] === 6'h08) // jr
       begin
         CTRL = 'CTRL_WIDTH'h00000000;
       end
    end
```

Image 6.2 Implemenation of CU (execute)

```
else // I-Type and J-Type
begin
   /* I-Type */
   if (INSTR[31:26] === 6'h08) // addi
   begin
    CTRL = `CTRL WIDTH'h00004800;
   end
   else if (INSTR[31:26] === 6'hld) // muli
      CTRL = 'CTRL WIDTH'h0000C800;
   else if (INSTR[31:26] === 6'h0c) // andi
    CTRL = 'CTRL WIDTH'h00018000;
   else if (INSTR[31:26] === 6'h0d) // ori
    CTRL = `CTRL WIDTH'h0001C000;
   else if (INSTR[31:26] === 6'h0f) // lui
   begin
     CTRL = `CTRL_WIDTH'h00000000;
   end
   else if (INSTR[31:26] === 6'h0a) // stli
    CTRL = `CTRL_WIDTH'h00024800;
   else if (INSTR[31:26] === 6'h04) // beq
   begin
      CTRL = `CTRL WIDTH'h0000A000;
   else if (INSTR[31:26] === 6'h05) // bne
    CTRL = `CTRL WIDTH'h0000A000;
    else if (INSTR[31:26] === 6'h23) // lw
    CTRL = `CTRL WIDTH'h00004800;
   end
   else if (INSTR[31:26] === 6'h2b) // sw
     CTRL = `CTRL_WIDTH'h00004800;
     Image 6.3 Implementation of CU (excute)
  /* J-Type */
  else if (INSTR[31:26] === 6'h02) // jmp
 begin
  CTRL = `CTRL WIDTH'h00000000;
  else if (INSTR[31:26] === 6'h03) // jal
  begin
    CTRL = `CTRL WIDTH'h00000000;
  end
  else if (INSTR[31:26] === 6'hlb) // push
  CTRL = 'CTRL WIDTH'h00009200;
  else if (INSTR[31:26] === 6'hlc) // pop
  begin
  CTRL = `CTRL WIDTH'h00005300;
  end
     Image 6.4 Implementation of CU (execute)
```

```
else if (proc_state === `PROC_MEM)
begin
   /* R-Type */
   if (INSTR[31:26] === 6'h00)
   begin
       if (INSTR[5:0] === 6'h20) // add
       begin
         CTRL = 'CTRL WIDTH'h00006000;
       else if (INSTR[5:0] === 6'h22) // sub
       begin
          CTRL = `CTRL_WIDTH'h0000A000;
       end
       else if (INSTR[5:0] === 6'h2c) // mul
       CTRL = `CTRL_WIDTH'h0000E000;
       else if (INSTR[5:0] === 6'h24) // and
       begin
         CTRL = `CTRL_WIDTH'h0001A000;
       end
       else if (INSTR[5:0] === 6'h25) // or
       CTRL = `CTRL_WIDTH'h0001E000;
       else if (INSTR[5:0] === 6'h27) // nor
        CTRL = `CTRL_WIDTH'h00022000;
       end
       else if (INSTR[5:0] === 6'h2a) // slt
          CTRL = `CTRL_WIDTH'h00026000;
       else if (INSTR[5:0] === 6'h01) // sll
       begin
       CTRL = `CTRL WIDTH'h00015400;
       else if (INSTR[5:0] === 6'h02) // srl
       CTRL = `CTRL_WIDTH'h00011400;
       end
       else if (INSTR[5:0] === 6'h08) // jr
       begin
          CTRL = `CTRL_WIDTH'h00000000;
   end
```

Image 6.5 Implementation of CU (memory)

```
else // I-Type and J-Type
begin
   /* I-Type */
   if (INSTR[31:26] === 6'h08) // addi
      CTRL = 'CTRL WIDTH'h00004800;
   end
   else if (INSTR[31:26] === 6'hld) // muli
   begin
     CTRL = `CTRL WIDTH'h0000C800;
    end
   else if (INSTR[31:26] === 6'h0c) // andi
    CTRL = `CTRL_WIDTH'h00018000;
   else if (INSTR[31:26] === 6'h0d) // ori
   begin
    CTRL = `CTRL WIDTH'h0001C000;
   else if (INSTR[31:26] === 6'h0f) // lui
   begin
    CTRL = `CTRL WIDTH'h00000000;
   end
   else if (INSTR[31:26] === 6'h0a) // stli
    CTRL = 'CTRL WIDTH'h00024800;
   else if (INSTR[31:26] === 6'h04) // beq
   begin
      CTRL = `CTRL_WIDTH'h0000A000;
    end
   else if (INSTR[31:26] === 6'h05) // bne
      CTRL = 'CTRL_WIDTH'h0000A000;
    else if (INSTR[31:26] === 6'h23) // lw
   begin
      READ = 1'b1;
      WRITE = 1'b0;
       CTRL = `CTRL_WIDTH'h00004800;
   else if (INSTR[31:26] === 6'h2b) // sw
   begin
      READ = 1'b0;
       WRITE = 1'b1:
       CTRL = `CTRL_WIDTH'h00004800;
```

Image 6.6 Implementation of CU (memory)

```
/* J-Type */
  else if (INSTR[31:26] === 6'h02) // jmp
  begin
   CTRL = `CTRL WIDTH'h00000000;
  end
  else if (INSTR[31:26] === 6'h03) // jal
     CTRL = `CTRL_WIDTH'h00000000;
  else if (INSTR[31:26] === 6'hlb) // push
  begin
     READ = 1'b0;
      WRITE = 1'b1;
     CTRL = 'CTRL WIDTH'h00509200;
  else if (INSTR[31:26] === 6'hlc) // pop
  begin
     READ = 1'b1;
      WRITE = 1'b0;
     CTRL = `CTRL_WIDTH'h00100000;
     Image 6.7 Implementation of CU (memory)
else if (proc_state === `PROC_WB)
begin
   /* R-Type */
   if (INSTR[31:26] === 6'h00)
      if (INSTR[5:0] === 6'h20) // add
       begin
       CTRL = `CTRL WIDTH'h1200608B;
       else if (INSTR[5:0] === 6'h22) // sub
       CTRL = `CTRL_WIDTH'h1200A08B;
       end
       else if (INSTR[5:0] === 6'h2c) // mul
       begin
         CTRL = `CTRL_WIDTH'h1200E08B;
       end
       else if (INSTR[5:0] === 6'h24) // and
         CTRL = 'CTRL WIDTH'h1201A08B;
       end
       else if (INSTR[5:0] === 6'h25) // or
       begin
         CTRL = 'CTRL WIDTH'h1201E08B;
       end
       else if (INSTR[5:0] === 6'h27) // nor
       CTRL = 'CTRL WIDTH'h1202208B;
       end
       else if (INSTR[5:0] === 6'h2a) // slt
          CTRL = 'CTRL WIDTH'h1202608B;
       else if (INSTR[5:0] === 6'h01) // sll
       CTRL = 'CTRL_WIDTH'h1201548B;
       else if (INSTR[5:0] === 6'h02) // srl
       begin
         CTRL = 'CTRL_WIDTH'h1201148B;
       else if (INSTR[5:0] === 6'h08) // jr
       begin
         CTRL = `CTRL_WIDTH'h00000009;
       end
```

Image 6.8 Implementation of CU (write back)

```
if (INSTR[31:26] === 6'h08) // addi
begin
 CTRL = 'CTRL WIDTH'h1600488B;
end
else if (INSTR[31:26] === 6'hld) // muli
begin
   CTRL = `CTRL_WIDTH'h1600C88B;
else if (INSTR[31:26] === 6'h0c) // andi
 CTRL = 'CTRL WIDTH'h1601808B;
else if (INSTR[31:26] === 6'h0d) // ori
begin
 CTRL = 'CTRL WIDTH'h1601C08B;
end
else if (INSTR[31:26] === 6'h0f) // lui
begin
 CTRL = 'CTRL WIDTH'h1700008B;
else if (INSTR[31:26] === 6'h0a) // stli
begin
CTRL = 'CTRL_WIDTH'h1602088B;
end
else if (INSTR[31:26] === 6'h04) // beq
   if (ZERO === 1'b0)
   begin
     CTRL = 'CTRL WIDTH'h0000A00D;
   end
   else
   begin
    CTRL = 'CTRL WIDTH'h0000A00B;
end
else if (INSTR[31:26] === 6'h05) // bne
begin
   if (ZERO !== 1'b0)
   begin
     CTRL = 'CTRL WIDTH'h0000A00D;
   end
   else
    CTRL = `CTRL WIDTH'h0000A00B;
end
else if (INSTR[31:26] === 6'h23) // lw
  CTRL = `CTRL WIDTH'h1680008B;
else if (INSTR[31:26] === 6'h2b) // sw
begin
  CTRL = 'CTRL WIDTH'h0000000B;
  Image 6.9 Implementation of CU (write back)
```

```
/* J-Type */
else if (INSTR[31:26] === 6'h02) // jmp
begin
    CTRL = 'CTRL WIDTH'h00000001;
end
else if (INSTR[31:26] === 6'h03) // jal
    CTRL = `CTRL_WIDTH'h08000081;
end
else if (INSTR[31:26] === 6'hlb) // push
begin
    CTRL = 'CTRL WIDTH'h0000930B;
end
else if (INSTR[31:26] === 6'hlc) // pop
begin
   CTRL = 'CTRL_WIDTH'h0280008B;
end
```

Image 6.10 Implementation of CU (write back)

A. State Machine

The CU uses a five-state state machine to cycle between the instruction cycle: fetch ("PROC_FETCH"), decode ("PROC_DECODE"), execute ("PROC_EXE"), memory ("PROC_MEM"), and write back ("PROC_WB"). The state machine receives two inputs: "CLK" and "RST" which are 1-bit signals representing the clock signal and reset signal respectively. The state machine has one output "STATE" which is a 3-bit indication of the current state. The current state ("STATE") and next state ("next_state") are both represented internally with 3-bit registers. The same state machine is used as in the complete behavioral model, DaVinci v1.0. The following is the implementation for the state machine:

```
module PROC SM (STATE, CLK, RST);
// list of inputs
input CLK, RST;
// list of outputs
output [2:0] STATE;
// Registers for current and next states
reg [2:0] STATE;
reg [2:0] next_state;
// Initial state is unknown and next state is fetch
initial
begin
    STATE = 3'bxxx;
    next_state = `PROC_FETCH;
// On negative edge of reset, state is unknown and next state is fetch
always @ (negedge RST)
begin
    STATE = 3'bxxx;
    next_state = `PROC_FETCH;
// On positive edge of clock, change states
always @ (posedge CLK)
    STATE = next state;
    case (STATE)
         `PROC_FETCH: next_state = `PROC_DECODE;
`PROC_DECODE: next_state = `PROC_EXE;
          `PROC_EXE: next_state = `PROC_MEM;
`PROC_MEM: next_state = `PROC_WB;
         `PROC WB: next state = `PROC FETCH;
    endcase
end
endmodule
```

Image 6.11 Implementation of state machine

B. Control Instructions

Control instructions are derived by analyzing the data path and determining which control signals need to be activated during which state of the instruction cycle. Each control signal can be assigned to each data path component arbitrarily, but I followed the convention Professor Patra used in the Lecture 11 microinstruction tutorial video. The following are the derivations of the control words:

| CONTROL | SIGNAL | IF | HEX | ID/RF | HEX | EXE | HEX | MEM | HEX | WB | HEX |
|----------|-------------|----|--------|-------|--------|-----|-------|-----|-------|-------|-----|
| CTRL[0] | pc_load | 0 | | 0 | | 0 | | 0 | | 1 | |
| CTRL[1] | pc_sel_1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | В |
| CTRL[2] | pc_sel_2 | 0 |] " | 0 |] ° | 0 | | 0 | | 0 | ь |
| CTRL[3] | pc_sel_3 | 0 | | 0 | | 0 | | 0 | | 1 | |
| CTRL[4] | ir_load | 0 | | 1 | | 0 | | 0 | | 0 | |
| CTRL[5] | r1_sel_1 | 0 | 0 | 0 | 5 | 0 | 0 | 0 | 0 | 0 | 8 |
| CTRL[6] | reg_r | 0 |] " | 1 |] | 0 | | 0 | | 0 | |
| TRL[7] | reg_w | 0 | | 0 | | 0 | | 0 | | 1 | |
| CTRL[8] | sp_load | 0 | | 0 | | 0 | | 0 | | 0 | |
| CTRL[9] | op1_sel_1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| CTRL[10] | op2_sel_1 | 0 | J | 0 | ľ | 0 | ľ | 0 | | 0 | |
| TRL[11] | op2_sel_2 | 0 | | 0 | | 0 | | 0 | | 0 | |
| TRL[12] | op2_sel_3 | 0 | | 0 | | 0 | | 0 | | 0 | |
| TRL[13] | op2_sel_4 | 0 | | 0 | | 1 | 6 | 1 | 6 | 1 | 6 |
| TRL[14] | alu_opm[0] | 0 |] " | 0 | ľ | 1 | ľ | 1 | | 1 | |
| CTRL[15] | alu_opm[1] | 0 | | 0 | | 0 | | 0 | | 0 | |
| CTRL[16] | alu_oprn[2] | 0 | | 0 | | 0 | | 0 | | 0 | |
| CTRL[17] | alu_opm[3] | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| TRL[18] | alu_oprn[4] | 0 |] " | 0 | | 0 | | 0 | | 0 | |
| CTRL[19] | alu_oprn[5] | 0 | | 0 | | 0 | | 0 | | 0 | |
| TRL[20] | ma_sel_1 | 0 | | 0 | | 0 | | 0 | | 0 | |
| CTRL[21] | ma_sel_2 | 1 | 2 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| CTRL[22] | md_sel_1 | 0 | | 0 | | 0 | | 0 | | 0 | |
| TRL[23] | wd_sel_1 | 0 | | 0 | | 0 | | 0 | | 0 | |
| CTRL[24] | wd_sel_2 | 0 | | 0 | | 0 | | 0 | | 0 | |
| CTRL[25] | wd_sel_3 | 0 | | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 2 |
| TRL[26] | wa_sel_1 | 0 |] " | 0 | | 0 | | 0 | | 0 | |
| CTRL[27] | wa_sel_2 | 0 | | 0 | | 0 | | 0 | | 0 | |
| CTRL[28] | wa_sel_3 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 |
| | READ | | 1 | | 0 | | D | | D | | |
| | WRITE | | 0 | | 0 | | 0 | | 0 | | |
| | CODE | | 200000 | | 000050 | | 06000 | | 06000 | 0x120 | |
| | STAGE | | IF | ID, | /RF | E | XE | M | EM | W | /B |

Image 6.12 Control derivation for add

| | INSTRUCTION: sub rd, rs, rt R[rd] = R[rs] - R[rt] | | | | | | | | | | |
|----------|---|-------|-------|-------|--------|-------|-------|-------|-------|-------|-------|
| CONTROL | SIGNAL | IF | HEX | ID/RF | HEX | EXE | HEX | MEM | HEX | WB | HEX |
| CTRL[0] | pc_load | 0 | | 0 | | 0 | | 0 | | 1 | |
| CTRL[1] | pc_sel_1 | 0 | | 0 | | 0 | 0 | 0 | 0 | 1 | В |
| CTRL[2] | pc_sel_2 | 0 | ١ ، | 0 |] " | 0 | | 0 | , , | 0 | В |
| CTRL[3] | pc_sel_3 | 0 | 1 | 0 | 1 | 0 | 1 | 0 | 1 | 1 | |
| CTRL[4] | ir_load | 0 | | 1 | | 0 | | 0 | | 0 | |
| CTRL[5] | r1_sel_1 | 0 | , | 0 | 5 | 0 | 0 | 0 | 0 | 0 | 8 |
| CTRL[6] | reg_r | 0 | ١ ، | 1 |] , | 0 | 1 " | 0 | | 0 | • |
| CTRL[7] | reg_w | 0 | 1 | 0 | 1 | 0 | 1 | 0 | 1 | 1 | |
| CTRL[8] | sp_load | 0 | | 0 | | 0 | | 0 | | 0 | |
| CTRL[9] | op1_sel_1 | 0 | 0 | 0 | | 0 | 0 | 0 | 0 | 0 | 0 |
| CTRL[10] | op2_sel_1 | 0 | ۱ " | 0 | 1 " | 0 | 1 " | 0 | ١ ، | 0 | U |
| CTRL[11] | op2_sel_2 | 0 | | 0 | | 0 | | 0 | | 0 | |
| CTRL[12] | op2_sel_3 | 0 | | 0 | | 0 | | 0 | | 0 | |
| CTRL[13] | op2_sel_4 | 0 | 0 | 0 | | 1 | Α | 1 | A | 1 | Α |
| CTRL[14] | alu_oprn[0] | 0 | ١ ، | 0 | ١ ، | 0 | | 0 | , A | 0 | A |
| CTRL[15] | alu_oprn[1] | 0 | 1 | 0 | 1 | 1 | | 1 | | 1 | |
| CTRL[16] | alu_oprn[2] | 0 | | 0 | | 0 | | 0 | | 0 | |
| CTRL[17] | alu_oprn[3] | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| CTRL[18] | alu_oprn[4] | 0 | ١ ، | 0 | ١ ' | 0 | ١ ، | 0 | , | 0 | U |
| CTRL[19] | alu_oprn[5] | 0 | 1 | 0 | 1 | 0 | 1 | 0 | 1 | 0 | |
| CTRL[20] | ma_sel_1 | 0 | | 0 | | 0 | | 0 | | 0 | |
| CTRL[21] | ma_sel_2 | 1 | 2 | 0 | | 0 | 0 | 0 | 0 | 0 | 0 |
| CTRL[22] | md_sel_1 | 0 | 1 4 | 0 | 1 " | 0 | | 0 | 0 | 0 | U |
| CTRL[23] | wd_sel_1 | 0 | 1 | 0 | 1 | 0 | 1 | 0 | 1 | 0 | |
| CTRL[24] | wd_sel_2 | 0 | | 0 | | 0 | | 0 | | 0 | |
| CTRL[25] | wd_sel_3 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 2 |
| CTRL[26] | wa_sel_1 | 0 | 1 " | 0 | 1 " | 0 | 1 " | 0 | 1 0 | 0 | 2 |
| CTRL[27] | wa_sel_2 | 0 | 1 | 0 | 1 | 0 | 1 | 0 | 1 | 0 | |
| CTRL[28] | wa_sel_3 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 |
| | READ | | i | - | , , | |) | | 0 | (| |
| | WRITE | - |) | |) | | 0 | | 0 | (|) |
| | CODE | 0x002 | 00000 | 0x000 | 100050 | 0x000 | 0A000 | 0x000 | 0A000 | 0x120 | 0A08B |
| | STAGE | - 1 | F | ID, | /RF | E | KE | M | EM | W | /B |
| | | | | | | | | | | | |

Image 6.13 Control derivation for sub

| | INSTRUCTION: mul rd, rs, rt R[rd] = R[rs] * R[rt] | | | | | | | | | | | |
|----------|---|----|-----|------------|-----|------------|-----|------------|-----|------------|-----|--|
| CONTROL | SIGNAL | IF | HEX | ID/RF | HEX | EXE | HEX | MEM | HEX | WB | HEX | |
| CTRL[0] | pc_load | 0 | | 0 | | 0 | | 0 | | 1 | | |
| CTRL[1] | pc_sel_1 | 0 | 0 | 0 | 0 | 0 | | 0 | 0 | 1 | В | |
| CTRL[2] | pc_sel_2 | 0 | 1 " | 0 | 1 " | 0 | ١ ، | 0 | ١ ، | 0 | ь | |
| CTRL[3] | pc_sel_3 | 0 | | 0 | | 0 | | 0 | | 1 | | |
| CTRL[4] | ir_load | 0 | | 1 | | 0 | | 0 | | 0 | | |
| CTRL[5] | r1_sel_1 | 0 | 0 | 0 | 5 | 0 | 0 | 0 | 0 | 0 | 8 | |
| CTRL[6] | reg_r | 0 | ١ ، | 1 |] | 0 | ١ ، | 0 | ١ ، | 0 | • | |
| CTRL[7] | reg_w | 0 | | 0 | | 0 | | 0 | | 1 | | |
| CTRL[8] | sp_load | 0 | | 0 | | 0 | | 0 | | 0 | | |
| CTRL[9] | op1_sel_1 | 0 | 0 | 0 | 0 | 0 | | 0 | 0 | 0 | 0 | |
| CTRL[10] | op2_sel_1 | 0 |] " | 0 |] " | 0 | ١ ، | 0 | ٠ ا | 0 | U | |
| CTRL[11] | op2_sel_2 | 0 | | 0 |] | 0 | | 0 | | 0 | | |
| CTRL[12] | op2_sel_3 | 0 | | 0 | | 0 | | 0 | | 0 | | |
| CTRL[13] | op2_sel_4 | 0 | 0 | 0 | 0 | 1 | E | 1 | Ε | 1 | E | |
| CTRL[14] | alu_oprn[0] | 0 |] " | 0 |] " | 1 |] - | 1 | • | 1 | E | |
| CTRL[15] | alu_oprn[1] | 0 | | 0 | | 1 | | 1 | | 1 | | |
| CTRL[16] | alu_oprn[2] | 0 | | 0 | | 0 | | 0 | | 0 | | |
| CTRL[17] | alu_oprn[3] | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | |
| CTRL[18] | alu_oprn[4] | 0 | ľ | 0 | ľ | 0 | ľ | 0 | , , | 0 | | |
| CTRL[19] | alu_oprn[5] | 0 | | 0 | | 0 | | 0 | | 0 | | |
| CTRL[20] | ma_sel_1 | 0 | | 0 | | 0 | | 0 | | 0 | | |
| CTRL[21] | ma_sel_2 | 1 | 2 | 0 | 0 | 0 | | 0 | 0 | 0 | 0 | |
| CTRL[22] | md_sel_1 | 0 | | 0 |] " | 0 | ١ ، | 0 | ٠ ا | 0 | U | |
| CTRL[23] | wd_sel_1 | 0 | | 0 |] | 0 | | 0 | | 0 | | |
| CTRL[24] | wd_sel_2 | 0 | | 0 | | 0 | | 0 | | 0 | | |
| CTRL[25] | wd_sel_3 | 0 | | 0 | | 0 | 0 | 0 | 0 | 1 | 2 | |
| CTRL[26] | wa_sel_1 | 0 |] " | 0 |] " | 0 |] " | 0 |] " | 0 | 2 | |
| CTRL[27] | wa_sel_2 | 0 | | 0 | | 0 | | 0 | | 0 | | |
| CTRL[28] | wa_sel_3 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | |
| | READ | | 1 | | 0 | |) | |) | |) | |
| | WRITE 0 | | | 0 | 0 | | 0 | | 0 | | | |
| | CODE 0x00200000 | | | 0x00000050 | | 0x0000E000 | | 0x0000E000 | | 0x1200E08B | | |
| | STAGE IF | | | ID, | /RF | E | KE | M | EM | WB | | |

Image 6.14 Control derivation for mul

| | | | | NSTRUCTION | : srl rd, rs, sh | amt R[rd] = | R[rs] >> shan | nt | | | | |
|----------|-----------------|----|--------|------------|------------------|---------------|---------------|------------|-------|-------|-------|--|
| CONTROL | SIGNAL | IF | HEX | ID/RF | HEX | EXE | HEX | MEM | HEX | WB | HEX | |
| CTRL[0] | pc_load | 0 | | 0 | | 0 | | 0 | | 1 | | |
| CTRL[1] | pc sel 1 | 0 | 1 . | 0 | 1 . | 0 | 0 | 0 | 0 | 1 | В | |
| CTRL[2] | pc_sel_2 | 0 | 0 | 0 | 0 | 0 | 1 ° | 0 | 1 ° | 0 | В | |
| CTRL[3] | pc_sel_3 | 0 | 1 | 0 | 1 | 0 | 1 | 0 | 1 | 1 | | |
| CTRL[4] | ir_load | 0 | | 1 | | 0 | | 0 | | 0 | | |
| CTRL[5] | r1_sel_1 | 0 | 0 | 0 | 5 | 0 | 0 | 0 | 0 | 0 | 8 | |
| CTRL[6] | reg_r | 0 | 1 " | 1 | 1 3 | 0 | 1 " | 0 | 1 " | 0 | 8 | |
| CTRL[7] | reg_w | 0 | 1 | 0 | 1 | 0 | 1 | 0 | 1 | 1 | | |
| CTRL[8] | sp_load | 0 | | 0 | | 0 | | 0 | | 0 | | |
| CTRL[9] | op1_sel_1 | 0 | | 0 | | 0 | 4 | 0 | 4 | 0 | 4 | |
| CTRL[10] | op2_sel_1 | 0 | 1 " | 0 | 1 ° | 1 | 1 4 | 1 | 1 * | 1 | 4 | |
| CTRL[11] | op2_sel_2 | 0 | 1 | 0 | 1 | 0 | 1 | 0 | 1 | 0 | | |
| CTRL[12] | op2_sel_3 | 0 | | 0 | | 1 | | 1 | | 1 | | |
| CTRL[13] | op2_sel_4 | 0 | | 0 | 0 | 0 | 1 | 0 | 1 | 0 | 1 | |
| CTRL[14] | alu_opm[0] | 0 | 1 " | 0 |] ° | 0 | 1 1 | 0 | 1 1 | 0 | 1 | |
| CTRL[15] | alu_oprn[1] | 0 | | 0 | | 0 | | 0 | | 0 | | |
| CTRL[16] | alu_opm[2] | 0 | | 0 | | 1 | | 1 | | 1 | | |
| CTRL[17] | alu_opm[3] | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 1 | 0 | 1 | |
| CTRL[18] | alu_oprn[4] | 0 |] " | 0 |] " | 0 |] + | 0 | 1 1 | 0 | 1 | |
| CTRL[19] | alu_opm[5] | 0 |] | 0 |] | 0 |] | 0 |] | 0 | | |
| CTRL[20] | ma_sel_1 | 0 | | 0 | | 0 | | 0 | | 0 | | |
| CTRL[21] | ma_sel_2 | 1 | 2 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | |
| CTRL[22] | md_sel_1 | 0 | 1 4 | 0 | 1 ° | 0 | 1 ° | 0 | 1 " | 0 | U | |
| CTRL[23] | wd_sel_1 | 0 | 1 | 0 | 1 | 0 |] | 0 | 1 | 0 | | |
| CTRL[24] | wd_sel_2 | 0 | | 0 | | 0 | | 0 | | 0 | | |
| CTRL[25] | wd_sel_3 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 2 | |
| CTRL[26] | wa_sel_1 | 0 | 1 " | 0 |] " | 0 |] ° | 0 | ١ ، | 0 | | |
| CTRL[27] | wa_sel_2 | 0 |] | 0 |] | 0 |] | 0 |] | 0 | | |
| CTRL[28] | wa_sel_3 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | |
| | READ | | 1 | (| 0 | | 0 | | 0 | | | |
| | WRITE 0 | | | 0 | | 0 | | 0 | | 0 | | |
| | CODE | | 200000 | 0x000 | 000050 | 0x000 | 11400 | 0x00011400 | | 0x120 | 1148B | |
| | CODE 0X00200000 | | | | UD/05 | | FVF | | AACAA | | NA/D | |

Image 6.15 Control derivation for srl

| | | | 1 | NSTRUCTION | : sll rd, rs, sh | amt R[rd] = | R[rs] << shan | nt | | | |
|----------|-------------|-------|--------|------------|------------------|---------------|---------------|-------|-------|-------|-------|
| CONTROL | SIGNAL | IF | HEX | ID/RF | HEX | EXE | HEX | MEM | HEX | WB | HEX |
| CTRL[0] | pc_load | 0 | | 0 | | 0 | | 0 | | 1 | |
| CTRL[1] | pc_sel_1 | 0 | 0 | 0 | 0 | 0 | | 0 | | 1 | В |
| CTRL[2] | pc_sel_2 | 0 | ľ | 0 |] ° | 0 |] ° | 0 | ١ ، | 0 | ь |
| CTRL[3] | pc_sel_3 | 0 | 1 | 0 | 1 | 0 | 1 | 0 | 1 | 1 | |
| CTRL[4] | ir_load | 0 | | 1 | | 0 | | 0 | | 0 | |
| CTRL[5] | r1_sel_1 | 0 | 0 | 0 | 5 | 0 | 0 | 0 | | 0 | 8 |
| CTRL[6] | reg_r | 0 | ١ ، | 1 |] | 0 | 1 ° | 0 | 1 " | 0 | |
| CTRL[7] | reg_w | 0 | | 0 | | 0 | | 0 | | 1 | |
| CTRL[8] | sp_load | 0 | | 0 | | 0 | | 0 | | 0 | |
| CTRL[9] | op1_sel_1 | 0 | 0 | 0 | 0 | 0 | 4 | 0 | 4 | 0 | 4 |
| CTRL[10] | op2_sel_1 | 0 |] " | 0 |] " | 1 |] " | 1 | | 1 | * |
| CTRL[11] | op2_sel_2 | 0 | | 0 | | 0 | | 0 | | 0 | |
| CTRL[12] | op2_sel_3 | 0 | | 0 | | 1 | | 1 | | 1 | |
| CTRL[13] | op2_sel_4 | 0 | 0 | 0 | | 0 | 5 | 0 | 5 | 0 | 5 |
| CTRL[14] | alu_oprn[0] | 0 |] " | 0 |] " | 1 |] ' | 1 |] , | 1 | , |
| CTRL[15] | alu_oprn[1] | 0 | | 0 | 1 | 0 | | 0 | | 0 | |
| CTRL[16] | alu_oprn[2] | 0 | | 0 | | 1 | | 1 | | 1 | |
| CTRL[17] | alu_oprn[3] | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 1 | 0 | 1 |
| CTRL[18] | alu_oprn[4] | 0 |] " | 0 |] " | 0 |] 1 | 0 | 1 1 | 0 | |
| CTRL[19] | alu_oprn[5] | 0 | | 0 | | 0 | | 0 | | 0 | |
| CTRL[20] | ma_sel_1 | 0 | | 0 | | 0 | | 0 | | 0 | |
| CTRL[21] | ma_sel_2 | 1 | 2 | 0 | 0 | 0 | | 0 | 0 | 0 | 0 |
| CTRL[22] | md_sel_1 | 0 |] * | 0 | ľ | 0 | J | 0 | ľ | 0 | |
| CTRL[23] | wd_sel_1 | 0 | | 0 | | 0 | | 0 | | 0 | |
| CTRL[24] | wd_sel_2 | 0 | | 0 | | 0 | | 0 | | 0 | |
| CTRL[25] | wd_sel_3 | 0 | 0 | 0 | 0 | 0 | | 0 | | 1 | 2 |
| CTRL[26] | wa_sel_1 | 0 |] " | 0 |] " | 0 |] " | 0 |] " | 0 | 2 |
| CTRL[27] | wa_sel_2 | 0 | | 0 | | 0 | | 0 | | 0 | |
| CTRL[28] | wa_sel_3 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 |
| | READ | | 1 | | 0 | | 0 | |) | |) |
| | WRITE | | 0 | | 0 | | 0 | (|) | | |
| | CODE | 0x002 | 200000 | 0x000 | 000050 | 0x000 | 15400 | 0x000 | 15400 | 0x120 | 1548B |

Image 6.16 Control derivation for sll

| | | | | INSTRUCTION | ON: and rd, rs | , rt R[rd] = | R[rs] & R[rt] | | | | |
|----------|-------------|-------|-------|-------------|----------------|----------------|---------------|-------|-------|-------|-------|
| CONTROL | SIGNAL | IF | HEX | ID/RF | HEX | EXE | HEX | MEM | HEX | WB | HEX |
| CTRL[0] | pc_load | 0 | | 0 | | 0 | | 0 | | 1 | |
| CTRL[1] | pc_sel_1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | В |
| CTRL[2] | pc_sel_2 | 0 | ١ ٥ | 0 | ١ ، | 0 | , , | 0 | , , | 0 | ь |
| CTRL[3] | pc_sel_3 | 0 | | 0 | 1 | 0 | 1 | 0 | 1 | 1 | |
| CTRL[4] | ir_load | 0 | | 1 | | 0 | | 0 | | 0 | |
| CTRL[5] | r1_sel_1 | 0 | 0 | 0 | 5 | 0 | 0 | 0 | 0 | 0 | 8 |
| CTRL[6] | reg_r | 0 | ١ ، | 1 | 1 3 | 0 | | 0 | 0 | 0 | 8 |
| CTRL[7] | reg_w | 0 | | 0 | 1 | 0 | | 0 | 1 | 1 | |
| CTRL[8] | sp_load | 0 | | 0 | | 0 | | 0 | | 0 | |
| CTRL[9] | op1_sel_1 | 0 | | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| CTRL[10] | op2_sel_1 | 0 | ۱ ' | 0 | 1 ° | 0 | 0 | 0 | 1 " | 0 | U |
| CTRL[11] | op2_sel_2 | 0 | | 0 | 1 | 0 | 1 | 0 | 1 | 0 | |
| CTRL[12] | op2 sel 3 | 0 | | 0 | | 0 | | 0 | | 0 | |
| CTRL[13] | op2_sel_4 | 0 | ١ . | 0 | 1 . | 1 | 1 . | 1 | 1 . | 1 | |
| CTRL[14] | alu_oprn[0] | 0 | 0 | 0 | 0 | 0 | Α | 0 | Α | 0 | A |
| CTRL[15] | alu oprn[1] | 0 | | 0 | | 1 | 1 | 1 | 1 | 1 | |
| CTRL[16] | alu_oprn[2] | 0 | | 0 | | 1 | | 1 | | 1 | |
| CTRL[17] | alu_oprn[3] | 0 | | 0 | 0 | 0 | 1 . | 0 | 1 . | 0 | 1 |
| CTRL[18] | alu oprn[4] | 0 | l ° | 0 | 1 0 | 0 | 1 | 0 | 1 | 0 | 1 |
| CTRL[19] | alu_oprn[5] | 0 | 1 | 0 | 1 | 0 | 1 | 0 | 1 | 0 | 1 |
| CTRL[20] | ma_sel_1 | 0 | | 0 | | 0 | | 0 | | 0 | |
| CTRL[21] | ma sel 2 | 1 | 2 | 0 | | 0 | 0 | 0 | 0 | 0 | 0 |
| CTRL[22] | md_sel_1 | 0 | 2 | 0 | 1 " | 0 | 1 0 | 0 | 1 " | 0 | U |
| CTRL[23] | wd_sel_1 | 0 | | 0 | 1 | 0 | 1 | 0 | 1 | 0 | |
| CTRL[24] | wd sel 2 | 0 | | 0 | | 0 | | 0 | | 0 | |
| CTRL[25] | wd_sel_3 | 0 | ١ . | 0 | 1 . | 0 | 1 . | 0 | 0 | 1 | 2 |
| CTRL[26] | wa_sel_1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 2 |
| CTRL[27] | wa sel 2 | 0 | | 0 | 1 | 0 | 1 | 0 | 1 | 0 | |
| CTRL[28] | wa_sel_3 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 |
| | READ | | 1 | | 0 | | 0 | | 0 | (|) |
| | WRITE | |) | | 0 | | 0 | | 0 | |) |
| | CODE | 0x002 | 00000 | 0x000 | 000050 | 0x000 | 1A000 | 0x000 | 1A000 | 0x120 | 1A08B |
| | STAGE | | F | ID, | /RF | E | XE | M | EM | W | /B |

Image 6.17 Control derivation for and

| | | | | INSTRUCT | ION: or rd, rs | rt R[rd] = F | t[rs] R[rt] | | | | |
|----------|-------------|----|-------|----------|----------------|----------------|---------------|-----|-------|-------|-----|
| CONTROL | SIGNAL | IF | HEX | ID/RF | HEX | EXE | HEX | MEM | HEX | WB | HEX |
| CTRL[0] | pc_load | 0 | | 0 | | 0 | | 0 | | 1 | |
| CTRL[1] | pc_sel_1 | 0 | 0 | 0 | 0 | 0 | | 0 | 0 | 1 | В |
| CTRL[2] | pc_sel_2 | 0 | ١ ، | 0 | 1 " | 0 | 1 " | 0 | 1 " | 0 | В |
| CTRL[3] | pc_sel_3 | 0 | 1 | 0 | 1 | 0 |] | 0 | | 1 | |
| CTRL[4] | ir_load | 0 | | 1 | | 0 | | 0 | | 0 | |
| CTRL[5] | r1_sel_1 | 0 | 0 | 0 | 5 | 0 | | 0 | 0 | 0 | 8 |
| CTRL[6] | reg_r | 0 | ١ ، | 1 | 1 3 | 0 | ١ ، | 0 | ١ ' | 0 | ۰ |
| CTRL[7] | reg_w | 0 | | 0 | 1 | 0 | | 0 | | 1 | |
| CTRL[8] | sp_load | 0 | | 0 | | 0 | | 0 | | 0 | |
| CTRL[9] | op1_sel_1 | 0 | 0 | 0 | 0 | 0 | | 0 | 0 | 0 | 0 |
| CTRL[10] | op2_sel_1 | 0 | | 0 |] " | 0 | | 0 | | 0 | , |
| CTRL[11] | op2_sel_2 | 0 | | 0 | | 0 | | 0 | | 0 | |
| CTRL[12] | op2_sel_3 | 0 | | 0 | | 0 | | 0 | | 0 | |
| CTRL[13] | op2_sel_4 | 0 | 0 | 0 | 0 | 1 | E | 1 | Е | 1 | E |
| CTRL[14] | alu_opm[0] | 0 | ° | 0 | J | 1 | - | 1 | _ | 1 | |
| CTRL[15] | alu_oprn[1] | 0 | | 0 | | 1 | | 1 | | 1 | |
| CTRL[16] | alu_oprn[2] | 0 | | 0 |] | 1 | | 1 | | 1 | |
| CTRL[17] | alu_opm[3] | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 1 | 0 | 1 |
| CTRL[18] | alu_oprn[4] | 0 | ľ | 0 | J | 0 | 1 1 | 0 | | 0 | |
| CTRL[19] | alu_oprn[5] | 0 | | 0 | | 0 | | 0 | | 0 | |
| CTRL[20] | ma_sel_1 | 0 | | 0 | 1 | 0 | | 0 | | 0 | |
| CTRL[21] | ma_sel_2 | 1 | 2 | 0 | 0 | 0 | | 0 | 0 | 0 | 0 |
| CTRL[22] | md_sel_1 | 0 | | 0 | ľ | 0 | ľ | 0 | ľ | 0 | |
| CTRL[23] | wd_sel_1 | 0 | | 0 | | 0 | | 0 | | 0 | |
| CTRL[24] | wd_sel_2 | 0 | | 0 | 1 | 0 | | 0 | | 0 | |
| CTRL[25] | wd_sel_3 | 0 | | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 2 |
| CTRL[26] | wa_sel_1 | 0 | 0 | 0 | 1 " | 0 | " | 0 | | 0 | |
| CTRL[27] | wa_sel_2 | 0 | | 0 | | 0 | | 0 | | 0 | |
| CTRL[28] | wa_sel_3 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 |
| | READ | | 1 | | 0 | |) | | 0 | (| |
| | WRITE | | 0 | | 0 | |) | | 0 | (| |
| | CODE | | 00000 | | 000050 | | 1E000 | | 1E000 | 0x120 | |
| | STAGE | | F | ID. | /RF | E. | ΧF | M | FM | V. | rR. |

Image 6.18 Control derivation for or

| INSTRUCTION: nor rd, rs, rt R[rd] = "(R[rs] R[rt]) | | | | | | | | | | | | |
|--|-------------|----|-----|-------|-------|-------|-------|-------|-------|-------|-------|--|
| CONTROL | SIGNAL | IF | HEX | ID/RF | HEX | EXE | HEX | MEM | HEX | WB | HEX | |
| CTRL[0] | pc_load | 0 | | 0 | | 0 | | 0 | | 1 | | |
| CTRL[1] | pc_sel_1 | 0 | | 0 | | 0 | 0 | 0 | 0 | 1 | В | |
| CTRL[2] | pc_sel_2 | 0 |] " | 0 | ١ ، | 0 | ľ | 0 |] " | 0 | ь | |
| CTRL[3] | pc_sel_3 | 0 | | 0 | | 0 | | 0 |] | 1 | | |
| CTRL[4] | ir_load | 0 | | 1 | | 0 | | 0 | | 0 | | |
| CTRL[5] | r1_sel_1 | 0 | | 0 | 5 | 0 | 0 | 0 | 0 | 0 | 8 | |
| CTRL[6] | reg_r | 0 | ١ ، | 1 |] | 0 | ١ ، | 0 | ١ ، | 0 | ٥ | |
| CTRL[7] | reg_w | 0 | | 0 | | 0 | | 0 | | 1 | | |
| CTRL[8] | sp_load | 0 | | 0 | | 0 | | 0 | | 0 | | |
| CTRL[9] | op1_sel_1 | 0 | | 0 | | 0 | 0 | 0 | 0 | 0 | 0 | |
| CTRL[10] | op2_sel_1 | 0 | ١ ، | 0 | ١ ، | 0 | ľ | 0 | ١ ، | 0 | v | |
| CTRL[11] | op2_sel_2 | 0 | | 0 | | 0 | | 0 | 1 | 0 | | |
| CTRL[12] | op2_sel_3 | 0 | | 0 | | 0 | | 0 | | 0 | | |
| CTRL[13] | op2_sel_4 | 0 | | 0 | 0 | 1 | 2 | 1 | 2 | 1 | 2 | |
| CTRL[14] | alu_opm[0] | 0 | | 0 | ۱ ' | 0 | 4 | 0 |] - | 0 | 2 | |
| CTRL[15] | alu_oprn[1] | 0 | | 0 | 1 | 0 | | 0 | 1 | 0 | | |
| CTRL[16] | alu_opm[2] | 0 | | 0 | | 0 | | 0 | | 0 | | |
| CTRL[17] | alu_oprn[3] | 0 | | 0 | 0 | 1 | 2 | 1 | 2 | 1 | 2 | |
| CTRL[18] | alu_oprn[4] | 0 | 1 " | 0 | ١ ، | 0 | 4 | 0 | 1 4 | 0 | 2 | |
| CTRL[19] | alu_opm[5] | 0 | | 0 | | 0 | | 0 | 1 | 0 | | |
| CTRL[20] | ma_sel_1 | 0 | | 0 | | 0 | | 0 | | 0 | | |
| CTRL[21] | ma_sel_2 | 1 | 2 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | |
| CTRL[22] | md_sel_1 | 0 |] - | 0 | ۱ ' | 0 | ١ ، | 0 | 1 " | 0 | U | |
| CTRL[23] | wd_sel_1 | 0 |] | 0 | 1 | 0 | | 0 |] | 0 | | |
| CTRL[24] | wd_sel_2 | 0 | | 0 | | 0 | | 0 | | 0 | | |
| CTRL[25] | wd_sel_3 | 0 | 1 . | 0 | ١ . | 0 | | 0 | 1 . | 1 | | |
| CTRL[26] | wa_sel_1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 2 | |
| CTRL[27] | wa_sel_2 | 0 | | 0 | | 0 | 1 | 0 | 1 | 0 | | |
| CTRL[28] | wa_sel_3 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | |
| | READ 1 | | 1 | - |) | - | | - | 0 | |) | |
| | WRITE 0 | | | - |) | - |) | - | 0 | - |) | |
| | CODE 0x0020 | | | 0x000 | 00050 | 0x000 | 22000 | 0x000 | 22000 | 0x120 | 2208B | |
| | STAGE | | F | ID, | /RF | E | KE | M | EM | W | В | |

Image 6.19 Control derivation for nor

| | | | II. | | slt rd, rs, rt | R[rd] = (R[rs |] < R[rt]) ? 1: | 0 | | | |
|----------|-------------|-------|--------|-------|----------------|---------------|-----------------|-------|-------|-------|-------|
| CONTROL | SIGNAL | IF | HEX | ID/RF | HEX | EXE | HEX | MEM | HEX | WB | HEX |
| CTRL[0] | pc_load | 0 | | 0 | | 0 | | 0 | | 1 | |
| CTRL[1] | pc_sel_1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | | 1 | В |
| CTRL[2] | pc_sel_2 | 0 | | 0 | 1 " | 0 | 1 ° | 0 | ١ ، | 0 | В |
| CTRL[3] | pc_sel_3 | 0 | | 0 |] | 0 |] | 0 | | 1 | |
| CTRL[4] | ir_load | 0 | | 1 | | 0 | | 0 | | 0 | |
| CTRL[5] | r1_sel_1 | 0 | 0 | 0 | 5 | 0 | 0 | 0 | 0 | 0 | 8 |
| CTRL[6] | reg_r | 0 | | 1 | " | 0 | ľ | 0 | " | 0 | |
| CTRL[7] | reg_w | 0 | | 0 | | 0 | | 0 | | 1 | |
| CTRL[8] | sp_load | 0 | | 0 | | 0 | | 0 | | 0 | |
| CTRL[9] | op1_sel_1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| CTRL[10] | op2_sel_1 | 0 | | 0 | ľ | 0 |] " | 0 | ١ ، | 0 | |
| CTRL[11] | op2_sel_2 | 0 | | 0 |] | 0 |] | 0 |] | 0 | |
| CTRL[12] | op2_sel_3 | 0 | | 0 | | 0 | | 0 | | 0 | |
| CTRL[13] | op2_sel_4 | 0 | 0 | 0 | 0 | 1 | 6 | 1 | 6 | 1 | 6 |
| CTRL[14] | alu_oprn[0] | 0 | 0 | 0 | ١ ، | 1 | ۱ ، | 1 | ١ ، | 1 | |
| CTRL[15] | alu_oprn[1] | 0 | | 0 | 1 | 0 |] | 0 | | 0 | |
| CTRL[16] | alu_oprn[2] | 0 | | 0 | | 0 | | 0 | | 0 | |
| CTRL[17] | alu_oprn[3] | 0 | 0 | 0 | 0 | 1 | 2 | 1 | 2 | 1 | 2 |
| CTRL[18] | alu_oprn[4] | 0 | | 0 | ١ ، | 0 |] [*] | 0 | 4 | 0 | |
| CTRL[19] | alu_oprn[5] | 0 | | 0 | | 0 | | 0 | | 0 | |
| CTRL[20] | ma_sel_1 | 0 | | 0 | | 0 | | 0 | | 0 | |
| CTRL[21] | ma_sel_2 | 1 | 2 | 0 | 0 | 0 | | 0 | 0 | 0 | 0 |
| CTRL[22] | md_sel_1 | 0 | | 0 | ľ | 0 |] " | 0 | ١ ، | 0 | |
| CTRL[23] | wd_sel_1 | 0 | | 0 | 1 | 0 | 1 | 0 | 1 | 0 | |
| CTRL[24] | wd_sel_2 | 0 | | 0 | | 0 | | 0 | | 0 | |
| CTRL[25] | wd_sel_3 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 2 |
| CTRL[26] | wa_sel_1 | 0 | 0 | 0 |] " | 0 |] ° | 0 | ١ ٥ | 0 | 2 |
| CTRL[27] | wa_sel_2 | 0 | 1 | 0 |] | 0 |] | 0 |] | 0 | |
| CTRL[28] | wa_sel_3 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 |
| | READ | | 1 | | 0 | | 0 | | , | (| |
| | WRITE | | 0 | | 0 | | 0 | |) | (|) |
| | CODE | 0x002 | 200000 | 0x000 | 000050 | 0x000 | 26000 | 0x000 | 26000 | 0x120 | 2608B |
| | STAGE | | c | ID | /pc | | ΧF | M | FM | 14 | /D |

Image 6.20 Control derivation for slt

| | | | | INST | RUCTION: jr n | d, rs, rt PC : | R[rs] | | | | |
|----------|-------------|-------|--------|-------|---------------|------------------|--------|-------|-------|-------|--------|
| CONTROL | SIGNAL | IF | HEX | ID/RF | HEX | EXE | HEX | MEM | HEX | WB | HEX |
| CTRL[0] | pc_load | 0 | | 0 | | 0 | | 0 | | 1 | |
| CTRL[1] | pc_sel_1 | 0 | 0 | 0 | 1 . | 0 | 0 | 0 | 0 | 0 | 9 |
| CTRL[2] | pc_sel_2 | 0 | ١ ، | 0 | 0 | 0 | 1 ° | 0 | 1 " | 0 | , |
| CTRL[3] | pc_sel_3 | 0 | | 0 | 1 | 0 |] | 0 | 1 | 1 | |
| CTRL[4] | ir_load | 0 | | 1 | | 0 | | 0 | | 0 | |
| CTRL[5] | r1_sel_1 | 0 | 0 | 0 | 5 | 0 | 0 | 0 | 0 | 0 | |
| CTRL[6] | reg_r | 0 | , , | 1 |] | 0 |] " | 0 | ١ ، | 0 | ١ ، |
| CTRL[7] | reg_w | 0 | | 0 | 1 | 0 |] | 0 |] | 0 | |
| CTRL[8] | sp_load | 0 | | 0 | | 0 | | 0 | | 0 | |
| CTRL[9] | op1_sel_1 | 0 | 0 | 0 | 0 | 0 | | 0 | | 0 | |
| CTRL[10] | op2_sel_1 | 0 | , | 0 |] ° | 0 |] ° | 0 | ١ ، | 0 | ١ ، |
| CTRL[11] | op2_sel_2 | 0 | l | 0 | 1 | 0 | 1 | 0 | 1 | 0 | |
| CTRL[12] | op2_sel_3 | 0 | | 0 | | 0 | | 0 | | 0 | |
| CTRL[13] | op2_sel_4 | 0 | 0 | 0 | | 0 | 0 | 0 | | 0 | |
| CTRL[14] | alu_oprn[0] | 0 |] " [| 0 | 1 " | 0 | 1 ° | 0 | 1 " | 0 | 1 " |
| CTRL[15] | alu_oprn[1] | 0 | | 0 | 1 | 0 |] | 0 | | 0 | |
| CTRL[16] | alu_oprn[2] | 0 | | 0 | | 0 | | 0 | | 0 | |
| CTRL[17] | alu_oprn[3] | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| CTRL[18] | alu_oprn[4] | 0 | , | 0 |] " | 0 |] " | 0 | ١ ، | 0 | ١ ' |
| CTRL[19] | alu_oprn[5] | 0 | 1 | 0 | 1 | 0 | 1 | 0 | 1 | 0 | 1 |
| CTRL[20] | ma_sel_1 | 0 | | 0 | | 0 | | 0 | | 0 | |
| CTRL[21] | ma_sel_2 | 1 | 2 | 0 | 0 | 0 | 0 | 0 | | 0 | 0 |
| CTRL[22] | md_sel_1 | 0 | | 0 |] ° | 0 |] ° | 0 | ١ ، | 0 | ١ ، |
| CTRL[23] | wd_sel_1 | 0 | l | 0 | 1 | 0 | 1 | 0 | 1 | 0 | |
| CTRL[24] | wd_sel_2 | 0 | | 0 | | 0 | | 0 | | 0 | |
| CTRL[25] | wd_sel_3 | 0 | 0 | 0 | | 0 | 0 | 0 | | 0 | 0 |
| CTRL[26] | wa_sel_1 | 0 | , , | 0 | 1 " | 0 | 1 " | 0 | 1 " | 0 | 1 " |
| CTRL[27] | wa_sel_2 | 0 | 0 | 0 | | 0 | | 0 | | 0 | |
| CTRL[28] | wa_sel_3 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| | READ | | 1 | | 0 | | 0 | | , | - | , |
| | WRITE | | 0 | | 0 | | 0 | (|) | | 0 |
| | CODE | 0x002 | 100000 | | 000050 | 0x000 | 000000 | 0x000 | 00000 | 0x000 | 100009 |
| | STAGE | | F | ID | /RF | E | XE | M | EM | v | /B |

Image 6.21 Control derivation for jr

| | INSTRUCTION: addirt, rs, imm R[rt] = R[rs] + SignExtImm | | | | | | | | | | | |
|----------|---|-------|--------|-------|--------|-------|-------|-------|-------|-------|-------|--|
| CONTROL | SIGNAL | IF | HEX | ID/RF | HEX | EXE | HEX | MEM | HEX | WB | HEX | |
| CTRL[0] | pc_load | 0 | | 0 | | 0 | | 0 | | 1 | | |
| CTRL[1] | pc_sel_1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | | 1 | В | |
| CTRL[2] | pc_sel_2 | 0 | ľ | 0 | ľ | 0 | ľ | 0 | | 0 | | |
| CTRL[3] | pc_sel_3 | 0 | | 0 | | 0 | | 0 | | 1 | | |
| CTRL[4] | ir_load | 0 | | 1 | | 0 | | 0 | | 0 | | |
| CTRL[5] | r1_sel_1 | 0 | | 0 | 5 | 0 | | 0 | | 0 | 8 | |
| CTRL[6] | reg_r | 0 |] " | 1 |] ' | 0 | ١ ، | 0 |] " | 0 | ° | |
| CTRL[7] | reg_w | 0 | | 0 |] | 0 | | 0 | | 1 | | |
| CTRL[8] | sp_load | 0 | | 0 | | 0 | | 0 | | 0 | | |
| CTRL[9] | op1_sel_1 | 0 | | 0 | | 0 | 8 | 0 | 8 | 0 | 8 | |
| CTRL[10] | op2_sel_1 | 0 |] " | 0 |] " | 0 | ľ | 0 | ľ | 0 | ° | |
| CTRL[11] | op2_sel_2 | 0 | | 0 | | 1 | | 1 | | 1 | | |
| CTRL[12] | op2_sel_3 | 0 | | 0 | | 0 | | 0 | | 0 | | |
| CTRL[13] | op2_sel_4 | 0 | 0 | 0 | 0 | 0 | 4 | 0 | 4 | 0 | 4 | |
| CTRL[14] | alu_oprn[0] | 0 | | 0 |] " | 1 |] " | 1 |] " | 1 | , , | |
| CTRL[15] | alu_oprn[1] | 0 | | 0 | | 0 | | 0 | | 0 | | |
| CTRL[16] | alu_oprn[2] | 0 |] | 0 |] | 0 | | 0 | | 0 | | |
| CTRL[17] | alu_oprn[3] | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | |
| CTRL[18] | alu_oprn[4] | 0 | ľ | 0 | ľ | 0 | ľ | 0 | ľ | 0 | ľ | |
| CTRL[19] | alu_oprn[5] | 0 | | 0 | | 0 | | 0 | | 0 | | |
| CTRL[20] | ma_sel_1 | 0 | | 0 | | 0 | | 0 | | 0 | | |
| CTRL[21] | ma_sel_2 | 1 | 2 | 0 | 0 | 0 | 0 | 0 | | 0 | 0 | |
| CTRL[22] | md_sel_1 | 0 | | 0 | ľ | 0 | ľ | 0 | ľ | 0 | ľ | |
| CTRL[23] | wd_sel_1 | 0 | | 0 | | 0 | | 0 | | 0 | | |
| CTRL[24] | wd_sel_2 | 0 | | 0 | | 0 | | 0 | | 0 | | |
| CTRL[25] | wd_sel_3 | 0 | | 0 | | 0 | | 0 | | 1 | 6 | |
| CTRL[26] | wa_sel_1 | 0 | ľ | 0 | ľ | 0 | ľ | 0 | ľ | 1 | | |
| CTRL[27] | wa_sel_2 | 0 | | 0 | | 0 | | 0 | | 0 | | |
| CTRL[28] | wa_sel_3 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | |
| | READ | | 1 | | 0 | |) | |) | | 0 | |
| | WRITE | | 0 | | 0 | |) | |) | | 0 | |
| | CODE | 0x002 | 200000 | 0x000 | 000050 | 0x000 | 04800 | 0x000 | 04800 | 0x160 | 0488B | |

Z00000 0x00000050 0x00004800 0x00004 IF ID/RF EXE MEN

Image 6.22 Control derivation for addi

| | INSTRUCTION: muli rt, rs, imm R[rt] = R[rs] * SignExtimm | | | | | | | | | | | | |
|-----------------|--|----|-------|-------|-------|--------|-------|-------|-------|-------|-----|--|--|
| CONTROL | SIGNAL | IF | HEX | ID/RF | HEX | EXE | HEX | MEM | HEX | WB | HEX | | |
| CTRL[0] | pc_load | 0 | | 0 | | 0 | | 0 | | 1 | | | |
| CTRL[1] | pc_sel_1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | В | | |
| CTRL[2] | pc_sel_2 | 0 | ١ ، | 0 | ١ ٥ | 0 |] " | 0 | ١ ، | 0 | В | | |
| CTRL[3] | pc_sel_3 | 0 |] | 0 | | 0 |] | 0 |] | 1 | | | |
| CTRL[4] | ir_load | 0 | | 1 | | 0 | | 0 | | 0 | | | |
| CTRL[5] | r1_sel_1 | 0 | 0 | 0 | 5 | 0 | | 0 | 0 | 0 | 8 | | |
| CTRL[6] | reg_r | 0 |] " | 1 |] , | 0 |] " | 0 |] " | 0 | • | | |
| CTRL[7] | reg_w | 0 |] | 0 | | 0 |] | 0 |] | 1 | | | |
| CTRL[8] | sp_load | 0 | | 0 | | 0 | | 0 | | 0 | | | |
| CTRL[9] | op1_sel_1 | 0 | | 0 | , | 0 | 8 | 0 | 8 | 0 | 8 | | |
| CTRL[10] | op2_sel_1 | 0 | ١ ، | 0 | ١ ، | 0 | l ° | 0 | ° | 0 | | | |
| CTRL[11] | op2_sel_2 | 0 |] | 0 | | 1 |] | 1 | | 1 | | | |
| CTRL[12] | op2_sel_3 | 0 | | 0 | | 0 | | 0 | | 0 | | | |
| CTRL[13] | op2_sel_4 | 0 | 0 | 0 | 0 | 0 | c | 0 | С | 0 | С | | |
| CTRL[14] | alu_oprn[0] | 0 | | 0 | ١ ، | 1 |] - | 1 | " | 1 | _ | | |
| CTRL[15] | alu_oprn[1] | 0 | | 0 | | 1 |] | 1 | | 1 | | | |
| CTRL[16] | alu_oprn[2] | 0 | | 0 | | 0 | | 0 | | 0 | | | |
| CTRL[17] | alu_oprn[3] | 0 | 0 | 0 | 0 | 0 | 0 | 0 | | 0 | 0 | | |
| CTRL[18] | alu_oprn[4] | 0 | ľ | 0 | ľ | 0 | ľ | 0 | " | 0 | | | |
| CTRL[19] | alu_oprn[5] | 0 | | 0 | | 0 | | 0 | | 0 | | | |
| CTRL[20] | ma_sel_1 | 0 | | 0 | | 0 | | 0 | | 0 | | | |
| CTRL[21] | ma_sel_2 | 1 | 2 | 0 | 0 | 0 | | 0 | 0 | 0 | 0 | | |
| CTRL[22] | md_sel_1 | 0 | | 0 | ١ ، | 0 |] " | 0 | ١ ، | 0 | | | |
| CTRL[23] | wd_sel_1 | 0 |] | 0 | | 0 |] | 0 |] | 0 | | | |
| CTRL[24] | wd_sel_2 | 0 | | 0 | | 0 | | 0 | | 0 | | | |
| CTRL[25] | wd_sel_3 | 0 | | 0 | , | 0 | | 0 | | 1 | 6 | | |
| CTRL[26] | wa_sel_1 | 0 | ١ ، | 0 | ١ ، | 0 |] ° | 0 | 1 " | 1 | 0 | | |
| CTRL[27] | wa_sel_2 | 0 | 1 | 0 | | 0 | 1 | 0 | 1 | 0 | | | |
| CTRL[28] | wa_sel_3 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | | |
| READ 1 | | | (|) | (| 0 | | Ó | (|) | | | |
| WRITE 0 | | | - |) | | 0 | |) | (|) | | | |
| CODE 0x00200000 | | | 0x000 | 00050 | 0x000 | IOC800 | 0x000 | 0C800 | 0x160 | 0C88B | | | |
| STAGE IF | | | | ID, | /RF | E: | XE | M | EM | W | /B | | |

Image 6.23 Control derivation for muli

| | | | INS | TRUCTION: a | ndi rt, rs, imr | m R[rt] = R[r | s] & ZeroExtI | mm | | | |
|----------|-----------------|----|-----|-------------|-----------------|-----------------|---------------|-------|-------|----|-----|
| CONTROL | SIGNAL | IF | HEX | ID/RF | HEX | EXE | HEX | MEM | HEX | WB | HEX |
| CTRL[0] | pc_load | 0 | | 0 | | 0 | | 0 | | 1 | |
| CTRL[1] | pc_sel_1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | В |
| CTRL[2] | pc_sel_2 | 0 | U | 0 | ١ ، | 0 |] ° | 0 | ا ا | 0 | |
| CTRL[3] | pc_sel_3 | 0 | | 0 | | 0 | | 0 | | 1 | |
| CTRL[4] | ir_load | 0 | | 1 | | 0 | | 0 | | 0 | |
| CTRL[5] | r1_sel_1 | 0 | 0 | 0 | 5 | 0 | | 0 | 0 | 0 | 8 |
| CTRL[6] | reg_r | 0 | U | 1 |] , | 0 |] " | 0 |] " | 0 | ۰ |
| CTRL[7] | reg_w | 0 | | 0 |] | 0 |] | 0 |] | 1 | |
| CTRL[8] | sp_load | 0 | | 0 | | 0 | | 0 | | 0 | |
| CTRL[9] | op1_sel_1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | | 0 | 0 |
| CTRL[10] | op2_sel_1 | 0 | 0 | 0 |] " | 0 |] " | 0 |] " | 0 | |
| CTRL[11] | op2_sel_2 | 0 | | 0 | | 0 | 1 | 0 | | 0 | |
| CTRL[12] | op2_sel_3 | 0 | | 0 | | 0 | | 0 | | 0 | |
| CTRL[13] | op2_sel_4 | 0 | 0 | 0 | 0 | 0 | 8 | 0 | 8 | 0 | 8 |
| CTRL[14] | alu_oprn[0] | 0 | | 0 |] " | 0 |] ° | 0 | ľ | 0 | |
| CTRL[15] | alu_oprn[1] | 0 | | 0 | | 1 | | 1 | | 1 | |
| CTRL[16] | alu_oprn[2] | 0 | | 0 | | 1 | | 1 | | 1 | |
| CTRL[17] | alu_oprn[3] | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 1 | 0 | 1 |
| CTRL[18] | alu_oprn[4] | 0 | | 0 | ľ | 0 | 1 1 | 0 | 1 1 | 0 | - |
| CTRL[19] | alu_oprn[5] | 0 | | 0 | | 0 | | 0 | | 0 | |
| CTRL[20] | ma_sel_1 | 0 | | 0 | | 0 | | 0 | | 0 | |
| CTRL[21] | ma_sel_2 | 1 | 2 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| CTRL[22] | md_sel_1 | 0 | - | 0 | ľ | 0 | ľ | 0 | ľ | 0 | |
| CTRL[23] | wd_sel_1 | 0 | | 0 | | 0 | | 0 | | 0 | |
| CTRL[24] | wd_sel_2 | 0 | | 0 | | 0 | | 0 | | 0 | |
| CTRL[25] | wd_sel_3 | 0 | 0 | 0 | 0 | 0 | | 0 | 0 | 1 | 6 |
| CTRL[26] | wa_sel_1 | 0 | , | 0 | | 0 |] " | 0 | ' | 1 | |
| CTRL[27] | wa_sel_2 | 0 | | 0 | | 0 | | 0 | | 0 | |
| CTRL[28] | wa_sel_3 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 |
| | READ | | l | | 0 | | 0 | |) | |) |
| | WRITE | |) | | 0 | | 0 | |) | |) |
| | CODE 0x00200000 | | | 000050 | | 18000 | | 18000 | 0x160 | | |
| | STAGE IF | | | ID, | /RF | E | XE | MI | EM | W | /B |

Image 6.24 Control derivation for andi

| | INSTRUCTION: ori rt, rs, imm R[rt] = R[rs] ZeroExtImm | | | | | | | | | | | |
|----------|---|----|-------|-------|--------|-----|-------|-------|-----|----|-------|--|
| CONTROL | SIGNAL | IF | HEX | ID/RF | HEX | EXE | HEX | MEM | HEX | WB | HEX | |
| CTRL[0] | pc_load | 0 | | 0 | | 0 | | 0 | | 1 | | |
| CTRL[1] | pc_sel_1 | 0 | , | 0 | | 0 | | 0 | 0 | 1 | В | |
| CTRL[2] | pc_sel_2 | 0 | ١ ، | 0 | 1 ° | 0 | 1 " | 0 | U | 0 | В | |
| CTRL[3] | pc_sel_3 | 0 | | 0 | 1 | 0 |] | 0 | | 1 | | |
| CTRL[4] | ir_load | 0 | | 1 | | 0 | | 0 | | 0 | | |
| CTRL[5] | r1_sel_1 | 0 | 0 | 0 | 5 | 0 | | 0 | 0 | 0 | 8 | |
| CTRL[6] | reg_r | 0 | ١ ٥ | 1 |] | 0 | ١ ، | 0 | U | 0 | ٥ | |
| CTRL[7] | reg_w | 0 | | 0 | | 0 | | 0 | | 1 | | |
| CTRL[8] | sp_load | 0 | | 0 | | 0 | | 0 | | 0 | | |
| CTRL[9] | op1_sel_1 | 0 | 0 | 0 | | 0 | 0 | 0 | 0 | 0 | 0 | |
| CTRL[10] | op2_sel_1 | 0 | ١ ٥ | 0 |] " | 0 | ١ ، | 0 | U | 0 | U | |
| CTRL[11] | op2_sel_2 | 0 | | 0 | | 0 | | 0 | | 0 | | |
| CTRL[12] | op2_sel_3 | 0 | | 0 | | 0 | | 0 | | 0 | | |
| CTRL[13] | op2_sel_4 | 0 | 0 | 0 | | 0 | С | 0 | С | 0 | С | |
| CTRL[14] | alu_oprn[0] | 0 | | 0 |] " | 1 | | 1 | | 1 | | |
| CTRL[15] | alu_oprn[1] | 0 | | 0 |] | 1 | | 1 | | 1 | | |
| CTRL[16] | alu_oprn[2] | 0 | | 0 | | 1 | | 1 | | 1 | | |
| CTRL[17] | alu_oprn[3] | 0 | 0 | 0 | | 0 | 1 | 0 | 1 | 0 | 1 | |
| CTRL[18] | alu_oprn[4] | 0 | ľ | 0 |] " | 0 | 1 | 0 | 1 | 0 | - | |
| CTRL[19] | alu_oprn[5] | 0 | | 0 | | 0 | | 0 | | 0 | | |
| CTRL[20] | ma_sel_1 | 0 | | 0 | | 0 | | 0 | | 0 | | |
| CTRL[21] | ma_sel_2 | 1 | 2 | 0 | | 0 | | 0 | 0 | 0 | 0 | |
| CTRL[22] | md_sel_1 | 0 | | 0 |] " | 0 |] " | 0 | | 0 | | |
| CTRL[23] | wd_sel_1 | 0 | | 0 | | 0 | | 0 | | 0 | | |
| CTRL[24] | wd_sel_2 | 0 | | 0 | | 0 | | 0 | | 0 | | |
| CTRL[25] | wd_sel_3 | 0 | 0 | 0 | | 0 | 0 | 0 | 0 | 1 | 6 | |
| CTRL[26] | wa_sel_1 | 0 | " | 0 |] " | 0 | | 0 | , | 1 | | |
| CTRL[27] | wa_sel_2 | 0 | | 0 | | 0 | | 0 | | 0 | | |
| CTRL[28] | wa_sel_3 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | |
| | READ | | 1 | | 0 | |) | |) | |) | |
| | WRITE | |) | | 0 | | 0 | |) | |) | |
| | CODE | | 00000 | | 000050 | | 1C000 | 0x000 | | | 1C08B | |
| | STAGE | | F | ID | /RE | E. | YE | M | M | 10 | /B | |

F | ID/RF | EXE | ME
Image 6.25 Control derivation for ori

| | | | | INSTRUCTIO | N: lui rt, rs, i | mm R[rt] = | (imm, 16'b0) | | | | |
|----------|-------------|----|--------|------------|------------------|--------------|--------------|-----|--------|-------|-----|
| CONTROL | SIGNAL | IF | HEX | ID/RF | HEX | EXE | HEX | MEM | HEX | WB | HEX |
| CTRL[0] | pc_load | 0 | | 0 | | 0 | | 0 | | 1 | |
| CTRL[1] | pc_sel_1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | В |
| CTRL[2] | pc_sel_2 | 0 | | 0 |] " | 0 |] " | 0 | | 0 | |
| CTRL[3] | pc_sel_3 | 0 | | 0 | | 0 | | 0 | | 1 | |
| CTRL[4] | ir_load | 0 | | 1 | | 0 | | 0 | | 0 | |
| CTRL[5] | r1_sel_1 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 8 |
| CTRL[6] | reg_r | 0 | Ů | 0 | | 0 | , ° | 0 | ľ | 0 | |
| CTRL[7] | reg_w | 0 | | 0 | | 0 | | 0 | | 1 | |
| CTRL[8] | sp_load | 0 | | 0 | | 0 | | 0 | | 0 | |
| CTRL[9] | op1_sel_1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| CTRL[10] | op2_sel_1 | 0 | Ŭ | 0 | | 0 | ľ | 0 | ľ | 0 | |
| CTRL[11] | op2_sel_2 | 0 | | 0 | | 0 | | 0 | | 0 | |
| CTRL[12] | op2_sel_3 | 0 | | 0 | | 0 | | 0 | | 0 | |
| CTRL[13] | op2_sel_4 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| CTRL[14] | alu_oprn[0] | 0 | l ° F | 0 | | 0 | ľ | 0 | ľ | 0 | |
| CTRL[15] | alu_oprn[1] | 0 | | 0 | | 0 | | 0 | | 0 | |
| CTRL[16] | alu_opm[2] | 0 | | 0 | | 0 | | 0 | | 0 | |
| CTRL[17] | alu_oprn[3] | 0 | 0 | 0 | 0 | 0 | | 0 | 0 | 0 | 0 |
| CTRL[18] | alu_oprn[4] | 0 | | 0 | | 0 | ľ | 0 | ľ | 0 | |
| CTRL[19] | alu_oprn[5] | 0 | | 0 | | 0 | | 0 | | 0 | |
| CTRL[20] | ma_sel_1 | 0 | | 0 | | 0 | | 0 | | 0 | |
| CTRL[21] | ma_sel_2 | 1 | 2 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| CTRL[22] | md_sel_1 | 0 | | 0 | | 0 | | 0 | | 0 | |
| CTRL[23] | wd_sel_1 | 0 | | 0 | | 0 | | 0 | | 0 | |
| CTRL[24] | wd_sel_2 | 0 | | 0 | 1 | 0 |] | 0 | | 1 | |
| CTRL[25] | wd_sel_3 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 7 |
| CTRL[26] | wa_sel_1 | 0 | ۰ ا | 0 | | 0 | | 0 | | 1 | _ ′ |
| CTRL[27] | wa_sel_2 | 0 | | 0 | | 0 | | 0 | | 0 | |
| CTRL[28] | wa_sel_3 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 |
| | READ | | 1 | | 0 | | 0 | | 0 | - 1 | |
| | WRITE | | 0 | | 0 | | 0 | | 0 | |) |
| | CODE | | 200000 | | 000010 | | 000000 | | 000000 | 0x170 | |
| | STACE | | | | | | | | | | |

 $\begin{array}{c|cccc} 00000 & 0x0000010 & 0x00000000 & 0x000 \\ \hline F & 1D/RF & EXE & MI \\ \hline \textbf{Image 6.26 Control derivation for lui} \\ \end{array}$

| TRI(0 0 | CONTROL | SIGNAL | IF | HEX | ID/RF | HEX | EXE | SignExtImm | MEM | HEX | WB | HEX |
|--|---------|--------|----|-----|-------|-----|-----|------------|-----|-----|----|-----|
| TRILLI | | | | HEA | | HEA | | HEA | | HEA | | HEX |
| TRI[2] | | | | - | | - | | - | | | | |
| TRI[3] OC. sel 3 | | | | 0 | | 0 | | 0 | | 0 | | В |
| TRI(4) | | | | 1 | | 1 | | 1 | | | | |
| TRILS | | | | | | | | | | | | |
| TRILIGI | | | | - | | 1 | | 1 | | | | |
| TRI_II TRII_II TRIII T | | | | 0 | | 5 | | 0 | | 0 | | 8 |
| TRI(S) 00 set 1 0 0 0 0 0 0 0 8 0 8 0 8 0 8 1 | | | | - | | - | | - | | | | |
| TRI[19] OD_1.sel. 1 O O O O O O O S O S O S O S O S O S O S O S O S O O | | | | | | | | | | | | |
| TRI_101 002 Set 1 | | | | - | | - | | - | | | | |
| TRI(11) 002 58 2 0 0 0 1 1 1 1 1 1 1 | | | | 0 | | 0 | | - 8 | | 8 | | 8 |
| TRI(121) 02 281 3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 | | | | - | | - | | - | | | | |
| TRI[13] 002 Sel 4 0 0 0 0 0 0 1 4 1 0 0 0 0 0 1 1 1 1 | | | | | | | | | | | | |
| TRI[14] Section Sect | | | | - | | - | | - | | | | |
| TRI_1S Su Opm(1) O | | | | 0 | | 0 | | 4 | | 4 | | 0 |
| TRI[10] Sept. Se | | | | | | - | | - | | | | |
| TRI_117 alu_opn(1) 0 | | | | | | | | | | | | |
| TRI(191 a) up opm(d) 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 | | | | - | | - | | - | | | | |
| TRI[19] alu oprn[5] 0 0 0 0 0 0 0 0 0 | | | | 0 | | 0 | | 2 | | 2 | | 2 |
| TRI(20) ma sel 1 | | | | - | | - | | - | | | | |
| TRI[22] do set 2 | | | | | | | | | | | | |
| TRI(22) and sel 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 | | | | - | | - | | - | | | | |
| TRI(23) wd sel 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 | | | | 2 | | 0 | | 0 | | 0 | | 0 |
| TRI[24] wd set 2 0 0 0 0 0 0 0 0 0 1 1 1 1 1 1 1 1 1 1 | | | | - | | - | | - | | | | |
| TRI(25) wd sel 3 0 0 0 0 0 0 0 1 TRI(27) ws_sel 2 0 0 0 0 0 0 0 1 TRI(27) ws_sel 2 0 0 0 0 0 0 0 0 TRI(28) ws_sel 3 0 0 0 0 0 0 0 0 TRI(28) READ 1 0 0 0 0 0 WRITE 0 0 0 0 0 0 CODE 0x00200000 0x00024800 0x00024800 0x10620888 | | | | | | | | | | | | |
| TRI(26) wa set 1 0 0 0 0 0 0 1 0 1 0 0 0 0 0 1 1 0 | | | | - | | - | | - | | | | |
| TRI[27] | | | | 0 | | 0 | | 0 | | 0 | | 6 |
| TRI[28] | | | | - | | - | | - | | | | |
| READ 1 | | | | | | | | | | | | |
| WRITE 0 0 0 0 0 CODE 0x00200000 0x0000050 0x00024800 0x00024800 0x16020888 | JKL[28] | | | | | | | | | | | |
| CODE 0x00200000 0x0000050 0x00024800 0x00024800 0x16020888 | | | | | | | | | | | | |
| | | | | | | | | | | | | |
| | | CODE | | | | | | | | | | |

Image 6.27 Control derivation for slti

| | | INS | TRUCTION: be | q or bne rt, i | rs, imm if (F | R[rs] == or != | R[rt]) PC = PC | +1+SignExt | Imm | | | if f | alse: |
|----------|-------------|-------|--------------|----------------|-----------------|----------------|----------------|------------|-------|-------|-------|-------|--------|
| CONTROL | SIGNAL | IF. | HEX | ID/RF | HEX | EXE | HEX | MEM | HEX | WB | HEX | WB | HEX |
| CTRL[0] | pc_load | 0 | | 0 | | 0 | | 0 | | 1 | | 1 | |
| CTRL[1] | pc_sel_1 | 0 | | 0 | | 0 | | 0 | | 0 | D | 1 | l R |
| CTRL[2] | pc_sel_2 | 0 | 1 " | 0 | 1 " | 0 | 1 ° | 0 | 1 " | 1 | 1 6 | 0 | 1 6 |
| CTRL[3] | pc_sel_3 | 0 | 1 | 0 | 1 | 0 | 1 | 0 | 1 | 1 | 1 | 1 | 1 |
| CTRL[4] | ir_load | 0 | | 1 | | 0 | | 0 | | 0 | | 0 | |
| CTRL(5) | r1_sel_1 | 0 | | 0 | 5 | 0 | | 0 | | 0 | | 0 |] , |
| CTRL[6] | reg_r | 0 | 1 " | 1 | 1 3 | 0 | 1 ° | 0 | 1 " | 0 | 1 " | 0 | 1 " |
| CTRL[7] | reg_w | 0 | 1 | 0 | 1 | 0 | 1 | 0 | 1 | 0 | 1 | 0 | 1 |
| CTRL[8] | sp_load | 0 | | 0 | | 0 | | 0 | | 0 | | 0 | |
| CTRL[9] | op1_sel_1 | 0 | | 0 | | 0 | | 0 | | 0 | | 0 |] , |
| CTRL[10] | op2_sel_1 | 0 | 1 " | 0 | 1 " | 0 | 1 ° | 0 | 1 " | 0 | 1 " | 0 | 1 " |
| CTRL[11] | op2_sel_2 | 0 | 1 | 0 | 1 | 0 | 1 | 0 | 1 | 0 | 1 | 0 | 1 |
| CTRL[12] | op2_sel_3 | 0 | | 0 | | 0 | | 0 | | 0 | | 0 | |
| CTRL[13] | op2_sel_4 | 0 | 0 | 0 | 0 | 1 |] _A | 1 | Ι Α | 1 | A | 1 |] , |
| CTRL[14] | alu_oprn[0] | 0 | . " | 0 | 1 " | 0 | 1 * | 0 | 1 ^ | 0 | 1 A | 0 | 1 ^ |
| CTRL[15] | alu_oprn[1] | 0 | | 0 | | 1 | | 1 | | 1 | | 1 | 1 |
| CTRL[16] | alu_opm[2] | 0 | | 0 | | 0 | | 0 | | 0 | | 0 | |
| CTRL[17] | alu_oprn[3] | 0 | 0 | 0 | 0 | 0 | | 0 | 0 | 0 | 0 | 0 | , |
| CTRL[18] | alu oprn[4] | 0 | 1 " | 0 | 1 " | 0 | 1 ° | 0 | 1 " | 0 | 1 " | 0 | 1 ° |
| CTRL[19] | alu_oprn[5] | 0 | | 0 | | 0 | | 0 | | 0 | | 0 | 1 |
| CTRL[20] | ma_sel_1 | 0 | | 0 | | 0 | | 0 | | 0 | | 0 | |
| CTRL[21] | ma_sel_2 | 1 | 2 | 0 | 0 | 0 | | 0 | 0 | 0 | 0 | 0 | 1 , |
| CTRL[22] | md sel 1 | 0 | 1 2 | 0 | 1 " | 0 | 1 ° | 0 | 1 " | 0 | 1 " | 0 | 1 ° |
| CTRL[23] | wd_sel_1 | 0 | 1 | 0 | 1 | 0 | 1 | 0 | 1 | 0 | 1 | 0 | 1 |
| CTRL[24] | wd_sel_2 | 0 | | 0 | | 0 | | 0 | | 0 | | 0 | |
| CTRL[25] | wd_sel_3 | 0 | | 0 | 0 | 0 | | 0 | 0 | 0 | 0 | 0 | 1 , |
| CTRL[26] | wa_sel_1 | 0 |] " | 0 | 1 0 | 0 |] " | 0 | " | 0 | " | 0 |] " |
| CTRL[27] | wa_sel_2 | 0 | | 0 | 0 | | 0 | | 0 | | 0 |] | |
| CTRL[28] | wa_sel_3 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| | READ | | 1 | | 0 | | 0 | | 0 | | 0 | | 0 |
| | WRITE | | 0 | | 0 | | 0 | | 0 | | 0 | | 0 |
| | CODE | 0x002 | 200000 | 0x000 | 00050 | 0x000 | 000A01 | 0x000 | 0A000 | 0x000 | 0A00D | 0x000 | 00A00B |
| | STAGE | | IF | ID. | /RF | E | XE | M | EM | V | /B | | MB. |

Image 6.28 Control derivation for beq and bne

| | | | INS | RUCTION: Iv | rt, rs, imm | R[rt] = M[R[| rs1 + SignExtI | mml | | | |
|-----------------|-------------|----|-----|-------------|-------------|--------------|----------------|--------|-------|----|-----|
| CONTROL | SIGNAL | IF | HEX | ID/RF | HEX | EXE | HEX | MEM | HEX | WB | HEX |
| CTRL[0] | pc load | 0 | | 0 | | 0 | | 0 | | 1 | |
| CTRL[1] | pc sel 1 | 0 | 1 . | 0 | 1 . | 0 | 1 . | 0 | 1 . | 1 | B |
| CTRL[2] | pc_sel_2 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 в |
| CTRL[3] | pc_sel_3 | 0 | 1 | 0 | 1 | 0 | 1 | 0 | 1 | 1 | 1 |
| CTRL[4] | ir_load | 0 | | 1 | | 0 | | 0 | | 0 | |
| CTRL[5] | r1_sel_1 | 0 | 0 | 0 | 5 | 0 | 0 | 0 | 0 | 0 | 8 |
| CTRL[6] | reg_r | 0 | ١ ، | 1 | , | 0 |] " | 0 | ١ ، | 0 | ° |
| CTRL[7] | reg_w | 0 | | 0 | | 0 | | 0 | | 1 | |
| CTRL[8] | sp_load | 0 | | 0 | | 0 | | 0 | | 0 | |
| CTRL[9] | op1_sel_1 | 0 | 0 | 0 | 0 | 0 | 8 | 0 | 8 | 0 | 0 |
| CTRL[10] | op2_sel_1 | 0 | ľ | 0 | ľ | 0 | Ů | 0 | ľ | 0 | Ů |
| CTRL[11] | op2_sel_2 | 0 | | 0 | | 1 | | 1 | | 0 | |
| CTRL[12] | op2_sel_3 | 0 | | 0 | | 0 |] | 0 | | 0 | |
| CTRL[13] | op2_sel_4 | 0 | 0 | 0 | 0 | 0 | 4 | 0 | 4 | 0 | 0 |
| CTRL[14] | alu_oprn[0] | 0 | Ů | 0 | ľ | 1 | , " | 1 | , , | 0 | ľ |
| CTRL[15] | alu_oprn[1] | 0 | | 0 | | 0 | | 0 | | 0 | |
| CTRL[16] | alu_oprn[2] | 0 | | 0 | | 0 |] | 0 | | 0 | |
| CTRL[17] | alu_oprn[3] | 0 | | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| CTRL[18] | alu_oprn[4] | 0 | ľ | 0 | | 0 | ļ | 0 | ľ | 0 | ľ |
| CTRL[19] | alu_oprn[5] | 0 | | 0 | | 0 | | 0 | | 0 | |
| CTRL[20] | ma_sel_1 | 0 | | 0 | | 0 |] | 0 | | 0 | |
| CTRL[21] | ma_sel_2 | 1 | 2 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 8 |
| CTRL[22] | md_sel_1 | 0 | | 0 | | 0 | ļ | 0 | ľ | 0 | ľ |
| CTRL[23] | wd_sel_1 | 0 | | 0 | | 0 | | 0 | | 1 | |
| CTRL[24] | wd_sel_2 | 0 | | 0 | | 0 | | 0 | | 0 | |
| CTRL[25] | wd_sel_3 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 6 |
| CTRL[26] | wa_sel_1 | 0 | 0 | 0 | | 0 | | 0 | | 1 | |
| CTRL[27] | wa_sel_2 | 0 | | 0 | | 0 | | 0 | | 0 | |
| CTRL[28] | wa_sel_3 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 |
| READ 1 | | | | 0 | | 0 | | 1 | | 0 | |
| WRITE 0 | | | | 0 | | 0 | |) | | 0 | |
| CODE 0x00200000 | | | | 100050 | | 004800 | | 104800 | 0x168 | | |
| STAGE IF | | | | ID, | /RF | E | XE | M | EM | V | /B |

Image 6.29 Control derivation for lw

| | | | | | v rt, rs, imm | | gnExtImm] = | | | | |
|----------|-------------|-------|--------|-------|---------------|-------|-------------|-------|-------|-------|-------|
| CONTROL | SIGNAL | IF | HEX | ID/RF | HEX | EXE | HEX | MEM | HEX | WB | HEX |
| CTRL[0] | pc_load | 0 |] | 0 | 1 | 0 | | 0 | 0 | 1 | В |
| CTRL[1] | pc_sel_1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | | 1 | |
| CTRL[2] | pc_sel_2 | 0 |] " | 0 |] " | 0 | , , | 0 | | 0 | |
| CTRL[3] | pc_sel_3 | 0 | 1 | 0 | | 0 | | 0 | | 1 | |
| CTRL[4] | ir_load | 0 | | 1 | | 0 | | 0 | 0 | 0 | 0 |
| CTRL[5] | r1_sel_1 | 0 | | 0 | 5 | 0 | 0 | 0 | | 0 | |
| CTRL[6] | reg_r | 0 |] " | 1 |] | 0 | | 0 | | 0 | |
| CTRL[7] | reg_w | 0 | | 0 | | 0 | | 0 | 1 | 0 | |
| CTRL[8] | sp_load | 0 | | 0 | | 0 | | 0 | | 0 | |
| CTRL[9] | op1_sel_1 | 0 | 0 | 0 | 0 | 0 | 8 | 0 | 8 | 0 | 0 |
| CTRL[10] | op2_sel_1 | 0 | | 0 |] " | 0 | 1 * | 0 | | 0 | |
| CTRL[11] | op2_sel_2 | 0 | | 0 | | 1 | | 1 | | 0 | |
| CTRL[12] | op2_sel_3 | 0 | 0 | 0 | | 0 | 4 | 0 | 4 | 0 | . 0 |
| CTRL[13] | op2_sel_4 | 0 | | 0 | 0 | 0 | | 0 | | 0 | |
| CTRL[14] | alu_oprn[0] | 0 | | 0 | | 1 | | 1 | | 0 | U |
| CTRL[15] | alu_opm[1] | 0 | | 0 | | 0 | | 0 | | 0 | |
| CTRL[16] | alu_oprn[2] | 0 | | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| CTRL[17] | alu_oprn[3] | 0 | | 0 | | 0 | | 0 | | 0 | |
| CTRL[18] | alu_opm[4] | 0 | 1 ° | 0 | | 0 | | 0 | | 0 | |
| CTRL[19] | alu_opm[5] | 0 | 1 | 0 | | 0 | 1 | 0 | | 0 | |
| CTRL[20] | ma_sel_1 | 0 | | 0 | | 0 | | 0 | 0 | 0 | 0 |
| CTRL[21] | ma_sel_2 | 1 | 2 | 0 | 0 | 0 | 0 | 0 | | 0 | |
| CTRL[22] | md_sel_1 | 0 |] 4 | 0 |] " | 0 | | 0 | | 0 | |
| CTRL[23] | wd_sel_1 | 0 | 1 | 0 | 1 | 0 | | 0 | | 0 | |
| CTRL[24] | wd_sel_2 | 0 | | 0 | | 0 | | 0 | | 0 | |
| CTRL[25] | wd_sel_3 | 0 | | 0 |] , | 0 | | 0 | 0 | 0 | |
| CTRL[26] | wa_sel_1 | 0 | 1 ° | 0 | 0 | 0 | 0 | 0 | | 0 | 0 |
| CTRL[27] | wa_sel_2 | 0 | 1 | 0 | | 0 | 1 | 0 | | 0 | |
| CTRL[28] | wa_sel_3 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| | READ | | 1 | | Ô | 0 | | 0 | | 0 | |
| | WRITE | | 0 | - | 0 | | 0 | | 1 | |) |
| | CODE | 0x002 | 200000 | 0x000 | 000050 | 0x000 | 04800 | 0x000 | 04800 | 0x000 | 0000B |
| STAGE | | | IF | ID. | /RF | F | KF | M | FM | V | /B |

Image 6.30 Control derivation for sw

| INSTRUCTION: jmp address PC = JumpAddress(6'b0, address) | | | | | | | | | | | | |
|--|-------------|-------|-------|-------|-------|-------|-------|------------|-----|------------|-----|--|
| CONTROL | SIGNAL | IF | HEX | ID/RF | HEX | EXE | HEX | MEM | HEX | WB | HEX | |
| CTRL[0] | pc_load | 0 | | 0 | | 0 | | 0 | | 1 | 1 | |
| CTRL[1] | pc_sel_1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | | |
| CTRL[2] | pc_sel_2 | 0 | " | 0 | " | 0 | | 0 | | 0 | | |
| CTRL[3] | pc_sel_3 | 0 | | 0 | | 0 | | 0 | | 0 | | |
| CTRL[4] | ir_load | 0 | | 1 | | 0 | | 0 | | 0 | | |
| CTRL[5] | r1_sel_1 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | |
| CTRL[6] | reg_r | 0 | 0 | 0 | 1 | 0 |] " | 0 | ٧ | 0 | ۰ | |
| CTRL[7] | reg_w | 0 | | 0 | | 0 |] | 0 | | 0 | | |
| CTRL[8] | sp_load | 0 | | 0 | | 0 | | 0 | | 0 | | |
| CTRL[9] | op1_sel_1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | | |
| CTRL[10] | op2_sel_1 | 0 | | 0 | " | 0 | | 0 | | 0 | | |
| CTRL[11] | op2_sel_2 | 0 | 1 | 0 | 1 | 0 | | 0 | | 0 | | |
| CTRL[12] | op2_sel_3 | 0 | 0 | 0 | | 0 | 0 | 0 | 0 | 0 | 0 | |
| CTRL[13] | op2_sel_4 | 0 | | 0 | 0 | 0 | | 0 | | 0 | | |
| CTRL[14] | alu_oprn[0] | 0 | | 0 | | 0 | | 0 | | 0 | | |
| CTRL[15] | alu_oprn[1] | 0 | | 0 | | 0 | | 0 | | 0 | | |
| CTRL[16] | alu_oprn[2] | 0 | | 0 | | 0 | | 0 | | 0 | 0 | |
| CTRL[17] | alu_oprn[3] | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | | |
| CTRL[18] | alu_oprn[4] | 0 | | 0 | ١ ، | 0 | | 0 | ľ | 0 | | |
| CTRL[19] | alu_oprn[5] | 0 | 1 | 0 | 1 | 0 | | 0 | | 0 | | |
| CTRL[20] | ma_sel_1 | 0 | | 0 | | 0 | | 0 | 0 | 0 | 0 | |
| CTRL[21] | ma_sel_2 | 1 | 2 | 0 | 0 | 0 | 0 | 0 | | 0 | | |
| CTRL[22] | md_sel_1 | 0 | 2 | 0 | 1 " | 0 | | 0 | | 0 | | |
| CTRL[23] | wd_sel_1 | 0 | 1 | 0 | 1 | 0 |] | 0 | | 0 | | |
| CTRL[24] | wd_sel_2 | 0 | | 0 | | 0 | | 0 | | 0 | | |
| CTRL[25] | wd_sel_3 | 0 | 0 | 0 | 0 | 0 | | 0 | | 0 | | |
| CTRL[26] | wa_sel_1 | 0 | " | 0 | ١ ' | 0 |] " | 0 | 0 | 0 | 0 | |
| CTRL[27] | wa_sel_2 | 0 | | 0 | 1 | 0 |] | 0 | | 0 | | |
| CTRL[28] | wa_sel_3 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | |
| | READ | | 1 | (| Ď | |) | 0 | | (|) | |
| | WRITE | | 0 | | 0 | | 0 | 0 | | 0 | | |
| | CODE | 0x002 | 00000 | 0x000 | 00010 | 0x000 | 00000 | 0x00000000 | | 0x00000001 | | |
| STAGE | | | F | ID/ | /RF | E: | KE | MEM | | WB | | |

Image 6.31 Control derivation for jmp

| | | 1 | NSTRUCTION | : jal address | R[31] = PC + 1 and PC = JumpAddress(6'b0, address) | | | | | | |
|----------|-------------|----|------------|---------------|--|-------|--------|------------|-----|----|-------|
| CONTROL | SIGNAL | IF | HEX | ID/RF | HEX | EXE | HEX | MEM | HEX | WB | HEX |
| CTRL[0] | pc_load | 0 | | 0 | | 0 | | 0 | | 1 | 1 |
| CTRL[1] | pc_sel_1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | |
| CTRL[2] | pc_sel_2 | 0 | ľ | 0 | ľ | 0 | | 0 | | 0 | |
| CTRL[3] | pc_sel_3 | 0 |] | 0 | | 0 | | 0 | | 0 | |
| CTRL[4] | ir_load | 0 | | 1 | | 0 | | 0 | | 0 | 8 |
| CTRL[5] | r1_sel_1 | 0 | | 0 | 1 | 0 | 0 | 0 | 0 | 0 | |
| CTRL[6] | reg_r | 0 | ľ | 0 | 1 | 0 | | 0 | | 0 | |
| CTRL[7] | reg_w | 0 | | 0 | | 0 | | 0 | | 1 | |
| CTRL[8] | sp_load | 0 | | 0 | | 0 | | 0 | | 0 | |
| CTRL[9] | op1_sel_1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| CTRL[10] | op2_sel_1 | 0 | | 0 | ľ | 0 | | 0 | | 0 | |
| CTRL[11] | op2_sel_2 | 0 | | 0 | | 0 | | 0 | | 0 | |
| CTRL[12] | op2_sel_3 | 0 | 0 | 0 | | 0 | 0 | 0 | 0 | 0 | 0 |
| CTRL[13] | op2_sel_4 | 0 | | 0 | 0 | 0 | | 0 | | 0 | |
| CTRL[14] | alu_oprn[0] | 0 | | 0 | | 0 | | 0 | | 0 | |
| CTRL[15] | alu_oprn[1] | 0 | | 0 | | 0 | | 0 | | 0 | |
| CTRL[16] | alu_oprn[2] | 0 | | 0 | | 0 | 0 | 0 | | 0 | |
| CTRL[17] | alu_oprn[3] | 0 | 0 | 0 | 0 | 0 | | 0 | 0 | 0 | 0 |
| CTRL[18] | alu_oprn[4] | 0 |] " | 0 | | 0 | | 0 | | 0 | |
| CTRL[19] | alu_oprn[5] | 0 | | 0 | | 0 | | 0 | | 0 | |
| CTRL[20] | ma_sel_1 | 0 |] | 0 | | 0 | | 0 | 0 | 0 | 0 |
| CTRL[21] | ma_sel_2 | 1 | 2 | 0 | 0 | 0 | 0 | 0 | | 0 | |
| CTRL[22] | md_sel_1 | 0 | | 0 | ľ | 0 | | 0 | | 0 | |
| CTRL[23] | wd_sel_1 | 0 | | 0 | | 0 | | 0 | | 0 | |
| CTRL[24] | wd_sel_2 | 0 | | 0 | | 0 | | 0 | | 0 | |
| CTRL[25] | wd_sel_3 | 0 | | 0 | | 0 | . 0 | 0 | 0 | 0 | 8 |
| CTRL[26] | wa_sel_1 | 0 | | 0 | 1 ° | 0 | | 0 | | 0 | 8 |
| CTRL[27] | wa_sel_2 | 0 | | 0 | | 0 | | 0 | | 1 | |
| CTRL[28] | wa_sel_3 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| | READ | | 1 | | 0 | | 0 | | 0 | |) |
| | WRITE | | 0 | |) | | 0 | 0 | | 0 | |
| | CODE | | 200000 | | 00010 | 0x000 | 000000 | 0x00000000 | | | 00081 |
| | STAGE | | F | ID, | /RF | E | XE | M | M | V | /B |

Image 6.32 Control derivation for jal

| INSTRUCTION: push address M[sp] = R[0] and sp = sp - 1 | | | | | | | | | | | | |
|--|-------------|-------|-------|-------|--------|-------|--------|------------|-----|------------|-----|--|
| CONTROL | SIGNAL | IF | HEX | ID/RF | HEX | EXE | HEX | MEM | HEX | WB | HEX | |
| CTRL[0] | pc_load | 0 | | 0 | | 0 | | 0 | | 1 | В | |
| CTRL[1] | pc_sel_1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | | |
| CTRL[2] | pc_sel_2 | 0 | ľ | 0 | ľ | 0 | ľ | 0 | | 0 | | |
| CTRL[3] | pc_sel_3 | 0 | | 0 | | 0 | | 0 | | 1 | | |
| CTRL[4] | ir_load | 0 | | 1 | | 0 | | 0 | | 0 | | |
| CTRL[5] | r1_sel_1 | 0 | 0 | 1 | 7 | 0 | | 0 | | 0 | 0 | |
| CTRL[6] | reg_r | 0 | Ů | 1 | | 0 | J | 0 | ľ | 0 | ľ | |
| CTRL[7] | reg_w | 0 | | 0 | | 0 | | 0 | | 0 | | |
| CTRL[8] | sp_load | 0 | | 0 | | 0 | | 0 | | 1 | | |
| CTRL[9] | op1_sel_1 | 0 | 0 | 0 | 0 | 1 | 2 | 1 | 2 | 1 | 3 | |
| CTRL[10] | op2_sel_1 | 0 | | 0 | | 0 |] 4 | 0 | · _ | 0 | | |
| CTRL[11] | op2_sel_2 | 0 | | 0 | | 0 | | 0 | | 0 | | |
| CTRL[12] | op2_sel_3 | 0 | 0 | 0 | | 1 | 9 | 1 | 9 | 1 | 9 | |
| CTRL[13] | op2_sel_4 | 0 | | 0 | 0 | 0 | | 0 | | 0 | | |
| CTRL[14] | alu_oprn[0] | 0 | | 0 | | 0 | | 0 | | 0 | | |
| CTRL[15] | alu_oprn[1] | 0 | | 0 | | 1 | | 1 | | 1 | | |
| CTRL[16] | alu_oprn[2] | 0 | | 0 | . 0 | 0 | 0 | 0 | | 0 | | |
| CTRL[17] | alu_oprn[3] | 0 | 0 | 0 | | 0 | | 0 | | 0 | 0 | |
| CTRL[18] | alu_oprn[4] | 0 | | 0 | | 0 | | 0 |] " | 0 | 1 | |
| CTRL[19] | alu_oprn[5] | 0 | 1 | 0 | 1 | 0 |] | 0 | | 0 | | |
| CTRL[20] | ma_sel_1 | 0 | | 0 | | 0 | | 1 | 5 | 0 | 0 | |
| CTRL[21] | ma_sel_2 | 1 | 2 | 0 | 0 | 0 | 0 | 0 | | 0 | | |
| CTRL[22] | md_sel_1 | 0 | _ | 0 | ١ ، | 0 | | 1 | | 0 | | |
| CTRL[23] | wd_sel_1 | 0 | | 0 | | 0 | | 0 | | 0 | | |
| CTRL[24] | wd_sel_2 | 0 | | 0 | | 0 | | 0 | | 0 | | |
| CTRL[25] | wd_sel_3 | 0 | | 0 | 0 | 0 | 0 | 0 | | 0 | | |
| CTRL[26] | wa_sel_1 | 0 | 0 | 0 | 1 " | 0 | ١ ' | 0 | 1 " | 0 | 0 | |
| CTRL[27] | wa_sel_2 | 0 | | 0 | l | 0 | 1 | 0 | 1 | 0 | | |
| CTRL[28] | wa_sel_3 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | |
| | READ | | 1 | 0 | | Ö | | 0 | | Ö | | |
| | WRITE | | 0 | | 0 | | 0 | 1 | | 0 | | |
| | CODE | 0x002 | 00000 | 0x000 | 100070 | 0x000 | 109200 | 0x00509200 | | 0x0000930B | | |
| | STAGE | | F | ID, | /RF | E | KE | MI | EM | V | /B | |

Image 6.33 Control derivation for push

| | | | IN | | s sp = sp + 1 and R[0] = M[sp] | | | | | | |
|----------|-------------|-------|--------|-------|----------------------------------|-------|-------|------------|-----|------------|-----|
| CONTROL | SIGNAL | IF | HEX | ID/RF | HEX | EXE | HEX | MEM | HEX | WB | HEX |
| CTRL[0] | pc_load | 0 | | 0 | | 0 | | 0 | 0 | 1 | В |
| CTRL[1] | pc_sel_1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | | 1 | |
| CTRL[2] | pc_sel_2 | 0 | | 0 |] " | 0 | ١ ، | 0 | | 0 | |
| CTRL[3] | pc_sel_3 | 0 | | 0 | | 0 | | 0 | | 1 | |
| CTRL[4] | ir_load | 0 | 0 | 1 | | 0 | | 0 | | 0 | 8 |
| CTRL[5] | r1_sel_1 | 0 | | 0 | 1 | 0 | 0 | 0 | 0 | 0 | |
| CTRL[6] | reg_r | 0 | | 0 | 1 1 | 0 |] " | 0 | | 0 | l ° |
| CTRL[7] | reg_w | 0 | | 0 |] | 0 |] | 0 | l | 1 | |
| CTRL[8] | sp_load | 0 | | 0 | | 1 | | 0 | | 0 | |
| CTRL[9] | op1_sel_1 | 0 | 0 | 0 | 0 | 1 | | 0 | 0 | 0 | 0 |
| CTRL[10] | op2_sel_1 | 0 | | 0 | ľ | 0 | | 0 | | 0 | |
| CTRL[11] | op2_sel_2 | 0 | | 0 |] | 0 |] | 0 | | 0 | |
| CTRL[12] | op2_sel_3 | 0 | 0 | 0 | | 1 | - 5 | 0 | 0 | 0 | 0 |
| CTRL[13] | op2_sel_4 | 0 | | 0 | 0 | 0 | | 0 | | 0 | |
| CTRL[14] | alu_oprn[0] | 0 | | 0 | | 1 | | 0 | | 0 | |
| CTRL[15] | alu_opm[1] | 0 | | 0 | | 0 | 1 | 0 | 1 | 0 | |
| CTRL[16] | alu_oprn[2] | 0 | | 0 | | 0 | 0 | 0 | | 0 | |
| CTRL[17] | alu_oprn[3] | 0 | 0 | 0 | | 0 | | 0 | 0 | 0 | 0 |
| CTRL[18] | alu_oprn[4] | 0 | 1 | 0 | 1 " | 0 | | 0 | 1 " | 0 | |
| CTRL[19] | alu_opm[5] | 0 | 1 | 0 | 1 | 0 |] | 0 | | 0 | |
| CTRL[20] | ma_sel_1 | 0 | | 0 | | 0 | | 0 | 1 | 0 | 8 |
| CTRL[21] | ma_sel_2 | 1 | 2 | 0 | 0 | 0 | | | | 0 | |
| CTRL[22] | md sel 1 | 0 | | 0 | 1 " | 0 | 1 0 | 0 | | 0 | |
| CTRL[23] | wd_sel_1 | 0 | 1 | 0 | 1 | 0 | 1 | 0 | | 1 | |
| CTRL[24] | wd_sel_2 | 0 | | 0 | | 0 | | 0 | | 0 | |
| CTRL[25] | wd_sel_3 | 0 | 1 | 0 | 1 , | 0 | 1 . | 0 | 1 | 1 | ١ , |
| CTRL[26] | wa_sel_1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 2 |
| CTRL[27] | wa_sel_2 | 0 | | 0 |] | 0 |] | 0 | | 0 | |
| CTRL[28] | wa_sel_3 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| | READ | | 1 | | 0 | Ö | | 1 | | 0 | |
| | WRITE | | 0 | | 0 | |) | 0 | | 0 | |
| | CODE | 0x002 | 100000 | 0x000 | 000010 | 0x000 | 05300 | 0x00100000 | | 0x0280008B | |
| | STAGE | - | F | ID, | /RF | E | KE | M | EM | W | /B |

Image 6.34 Control derivation for pop

VII. DATA PATH DESIGN, IMPLEMENTATION, AND TESTING

The data path is responsible for the flow of data in the system. It works in unison with the control unit to form the processor. It receives a 32-bit control word, 32-bit input data, 1-bit clock signal, and a 1-bit reset signal. It outputs a 26-bit address, 32-bit instruction, 32-bit output data, and a 1-bit zero

signal. It connects the ALU, RF, instruction register, program counter, and stack pointer through a system of many multiplexers. The data path does not have an independent test bench because it requires the control unit to function properly. It will be tested as part of the complete system test. The following is the digital circuit diagram and implementation for the data path:




Image 7.1 Data path digital circuit diagram

```
odule DATA PATH(DATA OUT. ADDR. ZERO. INSTRUCTION. DATA IN. CTRL. CLK. RST)
             .ERO;
('DATA_INDEX_LIMIT:0] DATA_OUT, INSTRUCTION
          ['CTRL_WIDTH_INDEX_LIMIT:0] CTRL;
CLR, RST;
['DATA_INDEX_LIMIT:0] DATA_IN;
BUF32 buf inst(.Y(INSTRUCTION), .A(DATA IN));
RC_ADD_SUB_22 add_1(.Y(add_res_1), .CO(unused), .A(22°b1), .B(pc_out), .SnA(1°b0));
RC_ADD_SUB_32 add_2(.Y(add_res_2), .CO(unused), .A(add_res_1), .B({(16(ir_res[15]}), ir_res[15:0]}), .SnA(1°b0));
defparem pc_inst.PATTERN = `INST_START_ADDR;
REG82_PP pc_inst(.Q(pc_out), .D(pc_sel_2), .LOAD(CTRL[0]), .CLK(CLK), .RESET(RST));
REG32 ir_inst(.Q(ir_res), .D(DATA_IN), .LOAD(CTRL[4]), .CLK(CLK), .RESET(RST));
MUX5_2x1 mux_rl_sel_1(.Y(rl_sel_1), .IO(ir_res[25:21]), .I1(5'b00000), .S(CTRL[5]));
REGISTER_FILE_22x22_EERAVIORAL rf 92x32_inst(.DATA_R1(R1_data), .DATA_R2(R2_data), .ADDR_R1(r1_sel_1), .ADDR_R2(ir_res[20:16])

DATA_W(wd_sel_2), .ADDR_W(wa_sel_2), .READ(CTRL(6)), .WRITE(CTRL(7)), .CLR(CLR), .RST(RST))
despares spinst-PATTERS = 'INIT_STACK_POINTER;
REG32_PP sp_inst(.Q(sp_res), .D(alu_out), .LOAD(CTRL(0)), .CLR(CLR), .RESET(RST))
MUX22_2xl mux_opl_sel_1(.Y(opl_sel_1), .IO(Rl_data), .II(sp_res), .S(CTRL[9]));
MXXX2_2al mum_opd_sel_1(.Yopd_sel_1), .IO(32*b), .II(62*b0, ir_mes[10:0])), .S(CTRL[10]));
MXXX2_2al mum_opd_sel_2(.Yopd_sel_2), .IO(16*0, ir_mes[15:0])), .II((16*dir_mes[15]), ir_mes[15:0])), .S(CTRL[11]));
MXXX2_2al mum_opd_sel_2(.Yopd_sel_2), .IO(spd_sel_2), .IO(spd_sel_1), .S(CTRL[11]));
MXXX2_2al mum_opd_sel_4(.Yopd_sel_2), .IO(spd_sel_2), .II(R2_data), .S(CTRL[13]));
ALU alu_inst(.OUT(alu_out), .ZERO(ZERO), .OP1(op1_sel_1), .OP2(op2_sel_4), .OPRN(CTRL[19:14]));
MUX22_2x1 mux_ma_sel_1(.Y(ma_sel_1), .IO(alu_out), .II(sp_res), .S(CTRL[20]));
MUX22_2x1 mux_ma_sel_2(.Y(ADDR), .IO(ma_sel_1), .II(pc_out), .S(CTRL[21]));
MUX22 2x1 mux md sel 1(.Y(DATA OUT), .IO(R2 data), .I1(R1 data), .S(CTRL[22]));
MCMC2_2ml max_wd_sel_i(.Y(wd_sel_l), .IO(alu_out), .II(DATA_IM), .S(CTRL[20]));
MCMC2_2ml max_wd_sel_2(.Ywd_sel_2), .IO(wd_sel_l), .II((ir_mes[15:0], 16*65)), .S(CTRL[20]));
MCMC2_2ml max_wd_sel_2(.Ywd_sel_2), .IO(wd_sel_1), .II((ws_sel_1), .GCTRL[20]));
MOXS_2x1 mux_wa_sel_1(.Y(wa_sel_1), .T0(ir_res[15:11)), .T1(ir_res[20:10]), .S(CTRL[20])); 
MOXS_2x1 mux_wa_sel_2(.Y(wa_sel_2), .T0(0*50000), .T1(6*b1111), .S(CTRL[27))); 
MOXS_2x1 mux_wa_sel_2(.Y(wa_sel_2), .T0(wa_sel_2), .T1(wa_sel_1), .S(CTRL[27));
```

Image 7.2 Implementation of data path

VIII. PROCESSOR DESIGN, IMPLEMENTATION, AND TESTING

The processor is comprised of the control unit and the data path. The processor receives a 32-bit input data from the memory, 1-bit clock signal, and a 1-bit reset signal. It outputs a 26-bit address, 32-bit output data, 1-bit read signal, and a 1-bit write signal. Again, the processor does not have its own test bench and will be tested as part of the entire system test

bench. The following is the digital circuit diagram and implementation for the processor:




Image 8.1 Processor digital circuit diagram

```
module PROC_CS147_SEC05(DATA_OUT, ADDR, DATA_IN, READ, WRITE, CLK, RST);
 output [ ADDRESS INDEX LIMIT: 0] ADDR;
output [ DATA INDEX LIMIT: 0] DATA OUT;
output READ, WRITE;
 input list
input CLK, RST;
input ['DATA INDEX_LIMIT:0] DATA_IN;
wire zero;
wire ['CTRL WIDTH INDEX LIMIT:0] ctrl;
wire ['DATA INDEX LIMIT:0] INSTRUCTION
             ntiation section
// data path
DATA_PATH data_path_inst (.DATA_OUT(DATA_OUT), .INSTRUCTION(INSTRUCTION), .DATA_IN(DATA_IN), .ADDR(ADDR), .EERO(zero),
.CTR(ctrl), .CLR(ctrl), .RST(RST));
```

Image 8.2 Implementation of processor

IX. SYSTEM IMPLEMENTATION DESIGN, IMPLEMENTATION, AND TESTING

The DaVinci v1.0m system implementation is comprised of the processor and the memory wrapper. The testing is done using the provided Fibonacci and RevFib tests. The following is the digital circuit diagram, implementation, and test bench results for the DaVinci v1.0m system:




Image 9.1 DaVinci v1.0m digital circuit diagram

```
module DA_VINCI (MEM_DATA_OUT, MEM_DATA_IN, ADDR, READ, WRITE, CLK, RST);
// Parameter for the memory initialization file name
parameter mem_init_file = "mem_content_01.dat";
output READ, WRITE;
// input list
input CLK, RST;
 // Instance section
 // Processor instanceIN
.DATA_OUT (MEM_DATA_IN) ,
                                                                                             .RST(RST)):
 // memory instance
// memory instance
defparam memory_inst.mem_init_file = mem_init_file;
/*MEMORY_WRAPPER memory_inst(.DATA_OUT(MEM_DATA_OUT), .DATA_IN(MEM_DATA_OUT), .DATA_IN(MEM_DATA_OUT), .DATA_IN(MEM_DATA_OUT), .DATA_IN(MEM_DATA_OUT), .DATA_IN(MEM_DATA_OUT), .DATA_IN(MEM_DATA_IN), .READ(READ), .WRITE(WRITE), .ADDR(ADDR), .CLK(CLK), .RST(RST));
                                                                                    .DATA_IN(MEM_DATA_IN),
                          Image 9.2 Implementation of DaVinci v1.0m
```




Image 9.3 DaVinci v1.0m test bench output (Fibonacci)



Image 9.4 DaVinci v1.0m test bench waveform (Fibonacci)

```
RevFib_mem_dump.dat
                      RevFib_mem_dump.golden.dat
      // memory data
                            // memory data fil
                         2
     // instance=/DA
                            // instance=/DA VI
  3
     // format=hex a
                         3
                            // format=hex addr
  4
     ffffffc9
                         4
                            ffffffc9
                         5
  5
     00000022
                            00000022
     ffffffeb
  6
                         6
                            ffffffeb
  7
     000000d
                            0000000d
     fffffff8
                         8
                            fffffff8
  9
     00000005
                         9
                            00000005
 10
     fffffffd
                        10
                            fffffffd
     00000002
                        11
                            00000002
 11
 12
     ffffffff
                        12
                            ffffffff
 13
     00000001
                        13
                            00000001
                        14
 14
     00000000
                            00000000
                        15
 15
     00000001
                            00000001
     00000001
                            00000001
 16
                        16
                        17
 17
     00000002
                            00000002
 18
     00000003
                        18
                            00000003
 19
     00000005
                       19
                            00000005
```

Image 9.5 DaVinci v1.0m test bench output (RevFib)



Image 9.6 DaVinci v1.0m test bench waveform (RevFib)

X. CONCLUSION

This project detailed how to build a simple computer system at the gate level. It included digital circuit diagrams, implementation, and test benches for all the various components of the system. Even though all the individual test benches yielded successful results, the full system integration test with the gate level register file and memory wrapper yielded unsuccessful results. The system passes the full system test when used alongside the behavioral model of the register file and with no memory wrapper and a separate input and output port for the 64MB memory. Due to this observation, it seems every other part of the gate level modeling, including the data path and control unit work as expected, but for an unknown reason, its integration with the gate level register file and memory wrapper fails.