Ryan Sullivan U73687595

EC311 Lab Report

Objective: Design and test a four bit adder and subtractor using half adders and simple gates, then design and create an Arithmetic Logic Unit using behavioral Verilog code.

### Methodology:

#### 1. Adder:

- a. I used a simple truth table to design and verify a valid half adder design also previously discussed in class.
- b. Using this design I put two together to create a simple one bit full adder with carry in option.
- c. By putting four of these one bit full adders in a row and ripple pushing the carry out component to the subsequent carry in component of the next adder, I was able to create a simple four bit adder.
- d. Adding on xor gates to the B input of the four bit adder means the adder can now do one's complement subtraction by flipping each bit of B by using a new input M, signifying minus.

#### 2. ALU:


a. Creating each subsection of the unit using behavioral Verilog was simply describing the task that needed to be done, for the Multiplier Y = A\*B, the Adder Y = A+B, the Bit Shifter Y = A << B, and the Concatenator  $Y = \{A,B\}$ .

- b. Connecting all of these I used a simple multiplexer that accepted a two bit input S, with 00,01,10, and 11 each corresponding to a different ALU function
- c. This was accomplished using a logical case statement that assigns the output to any of the outputs of the constituent ALU functions given a certain S value.


## **Observations:**

- Schematics and Testbenches on final products


### Half Adder:



# Full Adder:



### **Four-Bit Full Adder-Subtractor:**





# **Arithmetic Logic Unit:**

