```
module seq_det(input signal_in,
               input
                         clk,
               input
                      reset,
               output reg signal out);
    reg out int;
    reg [1:0] curr state, next state;
    parameter s0 = 2'b00, s1 = 2'b01, s2 = 2'b10;
    always@(posedge clk or posedge reset) begin
        if(reset) begin
            curr state <= s0;</pre>
            signal out <= 0;</pre>
        end else begin
            curr state <= next state;</pre>
            signal out <= out int;</pre>
        end
    end
    always@(*) begin
        case(curr state)
            s0: begin
                next state = (~signal in)?s1:s0;
                out int = 1'b0;
                end
            s1: begin
                next state = (~signal in)?s2:s0;
                out int = 1'b0;
                end
            s2: begin
                next state = (~signal in)?s0:s0;
                out int <= 1'b1;
                end
            default: begin
                next state = s0;
                out int = 1'b0;
                end
       endcase
    end
endmodule
```