```
`timescale 1ns / 1ps
// Company:
// Engineer:
// Create Date: 10/31/2019 03:47:38 PM
// Design Name:
// Module Name: question1
// Project Name:
// Target Devices:
// Tool Versions:
// Description:
//
// Dependencies:
// Revision:
// Revision 0.01 - File Created
// Additional Comments:
module question1(clk, reset, in, out);
   input clk, reset, in;
   output reg out;
   reg out int;
   reg [1:0] curr state, next state;
   parameter s0 = 2'b00, s1 = 2'b01, s2 = 2'b10, s3 = 2'b11;
   always@(posedge clk or posedge reset) begin
      if (reset) begin
          curr state <= s0;
          out <= 0;
      end else begin
          curr state <= next state;</pre>
          out <= out int;
      end
   end
   always@(*) begin
      case(curr state)
          s0: begin
             next state = (\sim in)?s1:s0;
             out int = 1'b0;
             end
          s1: begin
```

```
next_state = (~in)?s2:s0;
    out_int = 1'b0;
    end

s2: begin
    next_state = (~in)?s3:s0;
    out_int <= 1'b0;
    end

s3: begin
    next_state = s0;
    out_int = 1'b1;
    end

sase</pre>
```

endcase

end

endmodule