Ryan Sullivan

U73687595

21 November 2019

EC311

Lab 2

## **Objective:**

Create a counter with both manual and automatic counting functions with a universal reset and a seven-segment display.

## Methodology:

Create multiple submodules that could be put together to create the desired product:

#### Counter:

The first iteration of the counter module that could only store up to one byte (8-bits), it would add a single bit to the total stored value for every time an increment is registered at a clock positive edge and would reset on a positive reset.

## Counter16:

A modified version of the first counter module the only difference being that it could now store up to two bytes (16-bits) of data.

#### Debouncer:

A module used to account for the inaccuracy of a button push, it would register a single button push only after adding up enough of its signals and would not continually send a positive signal to the counter, thus negating the problem with having such a fast clock with such slow button pushes.

#### Clock Divider:

There were two separate clock divider modules, one for a fast clock (1 kHz) which would be used to refresh the seven-segment display, and one slow clock (1 Hz) used for the input for the automatic counting function. Both the clock dividers would only change their signal (from 1 to 0 or vice versa) once a certain number of clock pulses from the onboard clock had been registered, this number varies from clock to clock.

## Display Control:


This was very simply a 2-bit counter that fed into 2:4 decoder, wherein the counter would register every clock pulse from the fast clock (1kHz) and increment by 1 bit, then the 2:4 decoder was fed into the seven-segment display to select a digit anode, refreshing each digit in sequence at a refresh rate of 1 kHz.

# Seven-Segment Decoder:


This was a 4:7 decoder that would take a 4-bit input and output a 7-bit bitstream that would be fed directly into the seven-segment display digits that would light up each segment in accordance with the 4-bit input (taken from the counter16 module in 4-bit chunks each corresponding to their own digit), which would translate the binary value into a more palatable hexadecimal value. The output is updated with every change to the input.

## **Observation:**

## Elaborated Design:



## **Counter Testbenches:**



Display Control Testbench:

000.000 n
2

#### Debouncer Testbench:

Name	Value	Livin	<sup>10 ns</sup>	20 ns	30 ns	40 ns	50 ns	60 ns	70 ns	80 ns 9
<sup>™</sup> clk	0									
¼ b_in	1									
↓ reset	0									
¹⊌ b_out	0									

# Seven-Segment Decoder Testbench:



#### Constraints File:

```
6 ## Clock signal
          #create clock -add -name sys clk pin -period 10.00 -waveform {0 5} [get ports {CLK100MHZ}];
  10
  11 : ##Switches
  13 #set_property -dict { PACKAGE_PIN J15 | IOSTANDARD LVCMOS33 } [get_ports { swt[0] }]; #IO_L24N_T3_RSO_15 Sch=sw[0]
          #set property -dict { PACKAGE PIN L16
                                                                                   IOSTANDARD LVCMOS33 } [get_ports { swt[1] }]; #IO_L3N_T0_DQS_EMCCLK_14 Sch=sw[1]
  14
  16 | #set property -dict ( PACKAGE PIN R15
                                                                                    IOSTANDARD LVCMOS33 } [get ports { swt[3] }]; #IO L13N T2 MRCC 14 Sch=sw[3]
  17 #set property -dict ( PACKAGE PIN R17
                                                                                    IOSTANDARD LVCMOS33 } [get ports { swt[4] }]; #IO L12N T1 MRCC 14 Sch=sw[4]
  18 #set_property -dict ( PACKAGE PIN T18
                                                                                    IOSTANDARD LVCMOS33 } [get_ports { swt[5] }]; #IO_L7N_T1_D10_14 Sch=sw[5]
  20 set_property -dict { PACKAGE_PIN R13 IOSTANDARD LVCMOS33 } [get_ports { mode_select }]; #IO_L5N_T0_D07_14 Sch=sw[7]
  21
          #set_property -dict { PACKAGE_PIN T8
                                                                                    IOSTANDARD LVCMOS18 } [get_ports { SW[8] }]; #IO_L24N_T3_34 Sch=sw[8]
  22 #set_property -dict ( PACKAGE_PIN U8
                                                                                   IOSTANDARD LVCMOS18 } [get_ports { SW[9] }]; #IO_25_34 Sch=sw[9]
  23 #set property -dict ( PACKAGE PIN R16 IOSTANDARD LVCMOS33 ) [get ports ( SW[10] )]; #IO_L15P_T2_DQS_RDWR_B_14 Sch=sw[10]
  24 #set property -dict ( PACKAGE PIN T13 | IOSTANDARD LVCMOS33 ) [get ports ( SW[11] )]; #IO L23P T3 A03 D19 14 Sch=sw[11]
  25 | #set property -dict { PACKAGE PIN H6
                                                                                     IOSTANDARD LVCMOS33 } [get_ports { SW[12] }]; #IO_L24P_T3_35 Sch=sw[12]
                                                                                    IOSTANDARD LVCMOS33 ) [get_ports ( SW[13] )]; #IO_L20P_T3_A08_D24_14 Sch=sw[13]
  26 #set property -dict { PACKAGE PIN U12
  27 #set property -dict ( PACKAGE PIN U11 IOSTANDARD LVCMOS33 ) [get_ports ( SW[14] )]; #IO_L19N_T3_A09_D25_VREF_14 Sch=sv[14]
  29
31 ## LEDs
                                                                IOSTANDARD LVCMOS33 } [get_ports { count[0] }]; #IO_L18P_T2_A24_15 Sch=led[0] IOSTANDARD LVCMOS33 } [get_ports { count[1] }]; #IO_L24P_T2_RS1_15 Sch=led[1] IOSTANDARD LVCMOS33 } [get_ports { count[2] }]; #IO_L17_T2_A25_15 Sch=led[2] IOSTANDARD LVCMOS33 } [get_ports { count[3] }]; #IO_L8P_T1_D11_14 Sch=led[3]
33 set property -dict { PACKAGE PIN H17
    set_property -dict { PACKAGE_PIN K15
    set property -dict { PACKAGE_PIN J13
set_property -dict { PACKAGE_PIN N14
                                                                IGSTANDARD LVCMOS33 | [get_ports { count[3] ]; #IO_LSE_1_UII_14 Sch=led[4] IOSTANDARD LVCMOS33 } [get_ports { count[4] ]; #IO_LSE_1_UII_14 Sch=led[5] IOSTANDARD LVCMOS33 } [get_ports { count[6] ]; #IO_LISN_T2_AII_D27_14 Sch=led[5] IOSTANDARD LVCMOS33 } [get_ports { count[6] ]]; #IO_LISP_T2_AI2_D28_14 Sch=led[6] IOSTANDARD LVCMOS33 } [get_ports { count[7] ]]; #IO_LISN_T2_AI2_D28_14 Sch=led[7] IOSTANDARD LVCMOS33 } [get_ports { count[9] ]]; #IO_LIEN_T2_AI2_D28_14 Sch=led[8] IOSTANDARD LVCMOS33 } [get_ports { count[9] ]]; #IO_LIEN_T2_AI2_D28_14 Sch=led[9]
     set_property -dict { PACKAGE_PIN R18
     set_property -dict { PACKAGE_PIN V17
     set_property -dict { PACKAGE_PIN U17
set_property -dict { PACKAGE_PIN U16
      set_property -dict { PACKAGE_PIN V16
    set_property -dict { PACKAGE_PIN T15
                                                                IOSTANDARD LVCMOS33 } [get_ports { count[10] }]; #IO L22P T3 A05 D21_14 Sch=led[10] IOSTANDARD LVCMOS33 } [get_ports { count[11] }]; #IO_L15N T2_DQS_DOUT_CSO_B 14 Sch=led[11]
43 set_property -dict { PACKAGE_PIN U14
      set_property -dict { PACKAGE_PIN T16
                                                                IOSTANDARD LVCMOS33 | [get_ports { count[12] ]]; #IO_LIGH_TO_LIGH_TO_LIGH_TO_LIGH_TO_LIGH_TO_LIGH_TO_LIGH_TO_LIGH_TO_LIGH_TO_LIGH_TO_LIGH_TO_LIGH_TO_LIGH_TO_LIGH_TO_LIGH_TO_LIGH_TO_LIGH_TO_LIGH_TO_LIGH_TO_LIGH_TO_LIGH_TO_LIGH_TO_LIGH_TO_LIGH_TO_LIGH_TO_LIGH_TO_LIGH_TO_LIGH_TO_LIGH_TO_LIGH_TO_LIGH_TO_LIGH_TO_LIGH_TO_LIGH_TO_LIGH_TO_LIGH_TO_LIGH_TO_LIGH_TO_LIGH_TO_LIGH_TO_LIGH_TO_LIGH_TO_LIGH_TO_LIGH_TO_LIGH_TO_LIGH_TO_LIGH_TO_LIGH_TO_LIGH_TO_LIGH_TO_LIGH_TO_LIGH_TO_LIGH_TO_LIGH_TO_LIGH_TO_LIGH_TO_LIGH_TO_LIGH_TO_LIGH_TO_LIGH_TO_LIGH_TO_LIGH_TO_LIGH_TO_LIGH_TO_LIGH_TO_LIGH_TO_LIGH_TO_LIGH_TO_LIGH_TO_LIGH_TO_LIGH_TO_LIGH_TO_LIGH_TO_LIGH_TO_LIGH_TO_LIGH_TO_LIGH_TO_LIGH_TO_LIGH_TO_LIGH_TO_LIGH_TO_LIGH_TO_LIGH_TO_LIGH_TO_LIGH_TO_LIGH_TO_LIGH_TO_LIGH_TO_LIGH_TO_LIGH_TO_LIGH_TO_LIGH_TO_LIGH_TO_LIGH_TO_LIGH_TO_LIGH_TO_LIGH_TO_LIGH_TO_LIGH_TO_LIGH_TO_LIGH_TO_LIGH_TO_LIGH_TO_LIGH_TO_LIGH_TO_LIGH_TO_LIGH_TO_LIGH_TO_LIGH_TO_LIGH_TO_LIGH_TO_LIGH_TO_LIGH_TO_LIGH_TO_LIGH_TO_LIGH_TO_LIGH_TO_LIGH_TO_LIGH_TO_LIGH_TO_LIGH_TO_LIGH_TO_LIGH_TO_LIGH_TO_LIGH_TO_LIGH_TO_LIGH_TO_LIGH_TO_LIGH_TO_LIGH_TO_LIGH_TO_LIGH_TO_LIGH_TO_LIGH_TO_LIGH_TO_LIGH_TO_LIGH_TO_LIGH_TO_LIGH_TO_LIGH_TO_LIGH_TO_LIGH_TO_LIGH_TO_LIGH_TO_LIGH_TO_LIGH_TO_LIGH_TO_LIGH_TO_LIGH_TO_LIGH_TO_LIGH_TO_LIGH_TO_LIGH_TO_LIGH_TO_LIGH_TO_LIGH_TO_LIGH_TO_LIGH_TO_LIGH_TO_LIGH_TO_LIGH_TO_LIGH_TO_LIGH_TO_LIGH_TO_LIGH_TO_LIGH_TO_LIGH_TO_LIGH_TO_LIGH_TO_LIGH_TO_LIGH_TO_LIGH_TO_LIGH_TO_LIGH_TO_LIGH_TO_LIGH_TO_LIGH_TO_LIGH_TO_LIGH_TO_LIGH_TO_LIGH_TO_LIGH_TO_LIGH_TO_LIGH_TO_LIGH_TO_LIGH_TO_LIGH_TO_LIGH_TO_LIGH_TO_LIGH_TO_LIGH_TO_LIGH_TO_LIGH_TO_LIGH_TO_LIGH_TO_LIGH_TO_LIGH_TO_LIGH_TO_LIGH_TO_LIGH_TO_LIGH_TO_LIGH_TO_LIGH_TO_LIGH_TO_LIGH_TO_LIGH_TO_LIGH_TO_LIGH_TO_LIGH_TO_LIGH_TO_LIGH_TO_LIGH_TO_LIGH_TO_LIGH_TO_LIGH_TO_LIGH_TO_LIGH_TO_LIGH_TO_LIGH_TO_LIGH_TO_LIGH_TO_LIGH_TO_LIGH_TO_LIGH_TO_LIGH_TO_LIGH_TO_LIGH_TO_LIGH_TO_LIGH_TO_LIGH_TO_LIGH_TO_LIGH_TO_LIGH_TO_LIGH_TO_LIGH_TO_LIGH_TO_LIGH_TO_LIGH_TO_LIGH_TO_LIGH_TO_LIGH_TO_LIGH_TO_LIGH_TO_LIGH_TO_LIGH_TO_LIGH_TO_LIGH_TO_LIGH_TO_LIGH_TO_L
    set_property -dict { PACKAGE_PIN V15
set_property -dict { PACKAGE_PIN V14
      set_property -dict { PACKAGE_PIN V12
      set_property -dict { PACKAGE_PIN V11
```

```
58 ##7 segment display
IOSTANDARD LVCMOS33 } [get ports { display[3] }]; #IO L17P T2 A26 15 Sch=cd
63 set property -dict { PACKAGE_PIN K13
                                                                                IOSTANDARD LVCMOS33 } [get_ports { display[2] }]; #IO_LISP_T2_MRCC 14 Sch=ce
IOSTANDARD LVCMOS33 } [get_ports { display[1] }]; #IO_LISP_T3_AIO_D26_14 Sch=cf
        set_property -dict { PACKAGE_PIN P15
        set property -dict { PACKAGE PIN T11
       68 #set_property -dict ( PACKAGE_PIN H15 IOSTANDARD LVCMOS33 ) [get_ports { DP }]; #IO_L19N_T3_A21_VREF_15 Sch=dp
        set property -dict { PACKAGE_PIN J18 | IOSTANDARD LVCMOS33 } [get_ports { digit_select[1] }]; #IO L23N T3 FWE B 15 Sch=an[1] set_property -dict { PACKAGE_PIN T9 | IOSTANDARD LVCMOS33 } [get_ports { digit_select[2] }]; #IO L24P_T3_A01_D17_14 Sch=an[2]
                                                                                IOSTANDARD LVCMOS33 } [get ports { digit_select[3] }]; #IO L19P T3 A22 15 Sch=an[3]
IOSTANDARD LVCMOS33 } [get ports { AN[4] }]; #IO L8N T1 D12 14 Sch=an[4]
        set_property -dict { PACKAGE_PIN J14
        #set_property -dict { PACKAGE_PIN P14
                                                                                 IOSTANDARD LVCMOS33 ) [get ports ( AN[5] )]; #IO L14P T2 SRCC 14 Sch=an[5] IOSTANDARD LVCMOS33 ) [get ports ( AN[6] )]; #IO L23P T3 35 Sch=an[6]
        #set property -dict ( PACKAGE PIN T14
        #set_property -dict { PACKAGE_PIN K2
        78
 79
 82 #set_property -dict ( PACKAGE_PIN C12 IOSTANDARD LVCMOS33 ) [get_ports { CPU_RESETN }]; #IO_L3P_T0_DQS_AD1P_15 Sch=cpu_resetn
10STANDARD LVCM0S33 } [get_ports { inc }]; #IO_LSP_TI_DOS_14 Sch=btnc  
10STANDARD LVCM0S33 } [get_ports { inc }]; #IO_LSP_TI_DOS_14 Sch=btnc  
10STANDARD LVCM0S33 } [get_ports { reset }]; #IO_LSP_TI_DOS_14 Sch=btnc  
10STANDARD LVCM0S33 } [get_ports { ENL }]; #IO_LSP_TI_MCC_14 Sch=btnc  
10STANDARD LVCM0S33 } [get_ports { ENL }]; #IO_LSP_TI_MCC_14 Sch=btnc  
10STANDARD LVCM0S33 } [get_ports { ENL }]; #IO_LSP_TI_MCC_14 Sch=btnc  
10STANDARD LVCM0S33 } [get_ports { ENL }]; #IO_LSP_TI_DOS_14 Sch=btnc  
10STANDARD LVCM0S33 } [get_ports { ENL }]; #IO_LSP_TI_DOS_14 Sch=btnc  
10STANDARD LVCM0S33 } [get_ports { ENL }]; #IO_LSP_TI_DOS_14 Sch=btnc  
10STANDARD LVCM0S33 } [get_ports { ENL }]; #IO_LSP_TI_DOS_14 Sch=btnc  
10STANDARD LVCM0S33 } [get_ports { ENL }]; #IO_LSP_TI_DOS_14 Sch=btnc  
10STANDARD LVCM0S33 } [get_ports { ENL }]; #IO_LSP_TI_DOS_14 Sch=btnc  
10STANDARD LVCM0S33 } [get_ports { ENL }]; #IO_LSP_TI_DOS_14 Sch=btnc  
10STANDARD LVCM0S33 } [get_ports { ENL }]; #IO_LSP_TI_DOS_14 Sch=btnc  
10STANDARD LVCM0S33 } [get_ports { ENL }]; #IO_LSP_TI_DOS_14 Sch=btnc  
10STANDARD LVCM0S33 } [get_ports { ENL }]; #IO_LSP_TI_DOS_14 Sch=btnc  
10STANDARD LVCM0S33 } [get_ports { ENL }]; #IO_LSP_TI_DOS_14 Sch=btnc  
10STANDARD LVCM0S33 } [get_ports { ENL }]; #IO_LSP_TI_DOS_14 Sch=btnc  
10STANDARD LVCM0S33 } [get_ports { ENL }]; #IO_LSP_TI_DOS_14 Sch=btnc  
10STANDARD LVCM0S33 } [get_ports { ENL }]; #IO_LSP_TI_DOS_14 Sch=btnc  
10STANDARD LVCM0S33 } [get_ports { ENL }]; #IO_LSP_TI_DOS_14 Sch=btnc  
10STANDARD LVCM0S33 } [get_ports { ENL }]; #IO_LSP_TI_DOS_14 Sch=btnc  
10STANDARD LVCM0S33 } [get_ports { ENL }]; #IO_LSP_TI_DOS_14 Sch=btnc  
10STANDARD LVCM0S33 } [get_ports { ENL }]; #IO_LSP_TI_DOS_14 Sch=btnc  
10STANDARD LVCM0S33 } [get_ports { ENL }]; #IO_LSP_TI_DOS_14 Sch=btnc  
10STANDARD LVCM0S33 } [get_ports { ENL }]; #IO_LSP_TI_DOS_14 Sch=btnc  
10STANDARD LVCM0S33 } [get_ports { ENL }]; #IO_LSP_TI_DOS_14 Sch=btnc  
10STANDARD LVCM0S33 } [get_ports { ENL }]; #IO_LSP_TI_DOS_14 Sch=btnc  
10STANDARD LVCM0S33 } [get_p
```

### **Conclusion:**

This lab has helped immensely in improving my understanding of Verilog and the workings of an FPGA board. The lab also taught me that a modular design is extremely efficient and the best in terms of testing and fixing any bugs that arise in project creation. Finally working with a physical board has improved my overall coding skillset and has better prepared me for the professional landscape in the future.

# Code:

```
module top(
    input clk,
    input reset,
    input inc,
    output [7:0] count
    );
    wire b_out;
    debouncer d(
        .clk(clk),
        .reset(reset),
        .b_push(inc),
        .b_out(b_out)
    );
    counter c(
        .clk(clk),
        .reset(reset),
        .inc(b_out),
        .count(count)
    );
endmodule
```

```
module top2(
    input clk,
    input reset,
    input mode_select,
    input inc,
    output [15:0] count,
    output reg [3:0] digit_select,
    output [6:0] display
    );
    wire b out, f clk, s clk;
    wire [1:0] dig_sel;
    reg [3:0] disp_num;
    reg c inc;
    clock_divider_f fc(
        .clk(clk),
        .reset(reset),
        .new clk(f clk)
    );
    clock_divider_s sc(
        .clk(clk),
        .reset(reset),
        .new clk(s clk)
    );
    seven_segment_decoder sd(
        .in(disp_num),
        .display(display)
    );
    display_control dc(
        .clk(f_clk),
        .reset(reset),
        .out(dig sel)
```

```
);
debouncer d(
    .clk(clk),
    .reset(reset),
    .b push(c inc),
    .b_out(b_out)
);
counter16 c(
    .clk(clk),
    .reset(reset),
    .inc(b out),
    .count(count)
);
always@(posedge clk) begin
    if(mode_select) begin
        c_inc = s_clk;
    end else begin
         c inc = inc;
    end
end
always@(posedge f_{clk}, negedge reset) begin
    if(reset) begin
        digit_select <= 4'b0000;</pre>
    end else if(f_clk) begin
        case(dig_sel)
             2'b00: begin
                 digit select <= 4'b1110;</pre>
                 disp num <= count[3:0];</pre>
                 end
             2'b01: begin
                 digit select <= 4'b1101;</pre>
                 disp num <= count[7:4];</pre>
```

```
module counter(
   input clk,
    input reset,
    input inc,
    output reg [7:0] count
    );
    always @(posedge clk, negedge reset) begin
        if(reset) begin
            count <= 8'b00000000;
        end else if(clk) begin
            if(inc) begin
                count <= count + 8'b00000001;</pre>
            end
        end
    end
endmodule
```

```
module debouncer(
    input clk,
    input reset,
    input b_push,
    output reg b out
    );
    parameter MAX = 1600000;
    reg [31:0] count;
    always @(posedge clk) begin
        if(reset)
           count <= 0;
        else if(b_push)
            count <= count +1;</pre>
        else
            count <= 0;
    end
    always @(posedge clk) begin
        if(reset)
           b_out <= 1'b0;
        else if(count == MAX)
            b out <= 1'b1;
        else
           b_out <= 1'b0;
    end
endmodule
```

```
module counter16(
    input clk,
    input reset,
    input inc,
    output reg [15:0] count
    );
    always @(posedge clk, negedge reset) begin
        if(reset) begin
            count <= 16'b000000000000000;
        end else if(clk) begin
            if(inc) begin
                count <= count + 16'b000000000000001;</pre>
            end
        end
    end
endmodule
```

```
module clock divider f(
    input clk,
    input reset,
    output reg new_clk
    );
    reg [31:0] count;
    parameter slow_clk = 50000000;
    parameter fast_clk = 50000;
    always @(posedge clk, negedge reset) begin
        if(reset) begin
            count <= 32'b0;
            new_clk <= 1'b0;</pre>
        end
        else if(count == fast_clk -1)begin
            count <= 32'b0;
            new clk <= ~new clk;</pre>
        end
        else begin
            count <= count + 32'b1;</pre>
            new_clk <= new_clk;</pre>
        end
    end
endmodule
```

```
module clock divider s(
    input clk,
    input reset,
    output reg new_clk
    );
    reg [31:0] count;
    parameter slow_clk = 50000000;
    parameter fast_clk = 50000;
    always @(posedge clk, negedge reset) begin
        if(reset) begin
            count <= 32'b0;
            new_clk <= 1'b0;</pre>
        end
        else if(count == slow_clk -1)begin
            count <= 32'b0;
            new clk <= ~new clk;</pre>
        end
        else begin
            count <= count + 32'b1;</pre>
            new_clk <= new_clk;</pre>
        end
    end
endmodule
```

```
module seven segment decoder(
        input [3:0] in,
        output reg [6:0] display
    );
     always @(in)begin
            case(in)
                4'b0000: display <= 7'b0000001;
                4'b0001: display <= 7'b1001111;
                4'b0010: display <= 7'b0010010;
                4'b0011: display <= 7'b0000110;
                4'b0100: display <= 7'b1001100;
                4'b0101: display <= 7'b0100100;
                4'b0110: display <= 7'b0100000;
                4'b0111: display <= 7'b0001111;
                4'b1000: display <= 7'b00000000;
                4'b1001: display <= 7'b0000100;
                4'b1010: display <= 7'b0001000;
                4'b1011: display <= 7'b1100000;
                4'b1100: display <= 7'b0110001;
                4'b1101: display <= 7'b1000010;
                4'b1110: display <= 7'b0110000;
                4'b1111: display <= 7'b0111000;
            endcase
        end
endmodule
```

```
module display_control(
   input clk,
   input reset,
   output reg [1:0] out
);

always @(posedge clk, negedge reset) begin
   if(reset) begin
      out <= 2'b00;
   end else if(clk) begin
      out <= out + 2'b01;
   end
end
end</pre>
```

## Testbenches:

```
module seven_seg_test();
    reg[3:0] in;
    wire[6:0] display;
    seven_segment_decoder s(
        .in(in),
        .display(display)
);

initial begin
    in <= 4'b00000;
end
always begin
    #55 in <= in + 4'b1;
end
endmodule</pre>
```

```
module deb_test();
   reg clk, b_in, reset;
   wire b_out;
    debouncer d(
        .clk(clk),
       .b_push(b_in),
        .reset(reset),
       .b_out(b_out)
    );
    initial begin
       b_in <= 1'b1;
       reset <= 1'b1;
       #1 reset = 1'b0;
        clk <= 1'b0;
       forever begin
       #1 clk = ~clk;
        end
        #1;
    end
endmodule
```

```
module count test();
   reg clk, inc, reset;
   wire [7:0] count;
   wire [15:0] count2;
    counter c(
        .clk(clk),
        .inc(inc),
        .reset(reset),
       .count(count)
    );
    counter16 c2(
        .clk(clk),
        .inc(inc),
        .reset(reset),
        .count(count2)
   );
    initial begin
       inc <= 1'b1;
       #1 reset <= 1'b1;
        #1 reset <= 1'b0;
       #1 reset <= 1'b1;
       clk <= 1'b0;
       forever begin
        #10 clk = ~clk;
        end
    end
endmodule
```

```
module display_control(
   input clk,
   input reset,
   output reg [1:0] out
);

always @(posedge clk, negedge reset) begin
   if(reset) begin
      out <= 2'b00;
   end else if(clk) begin
      out <= out + 2'b01;
   end
end
end</pre>
```