```
`timescale 1ns / 1ps
// Company:
// Engineer:
// Create Date: 11/12/2019 05:24:28 PM
// Design Name:
// Module Name: counter
// Project Name:
// Target Devices:
// Tool Versions:
// Description:
//
// Dependencies:
// Revision:
// Revision 0.01 - File Created
// Additional Comments:
module counter(
   input clk,
   input reset,
   output reg [2:0] count o
   );
   always @(posedge clk or negedge reset) begin
      if(~reset) begin
         count o <= 3'b000;
      end else if(clk) begin
         if (count o < 3'b010)
             count o <= count o + 3'b001;</pre>
         if (count o >= 3'b010)
             count o <= count o + 3'b010;</pre>
      end
   end
```

endmodule