

EE 431: COMPUTER-AIDED DESIGN OF VLSI DEVICES

Adders

Nishith N. Chakraborty

November, 2024

OUTLINE


- Single-bit Addition
- Carry-Ripple Adder
- Carry-Skip Adder
- Carry-Lookahead Adder
- Carry-Select Adder
- Carry-Increment Adder
- Tree Adder

SINGLE-BIT ADDITION

- Half Adder

$$S = A \oplus B$$

$$C_{out} = A \cdot B$$




A	B	C _{out}	S
0	0	0	0
0	1	0	1
1	0	0	1
1	1	1	0

- Full Adder

$$S = A \oplus B \oplus C$$

$$C_{out} = MAJ(A, B, C)$$



A	B	C	C _{out}	S
0	0	0	0	0
0	0	1	0	1
0	1	0	0	1
0	1	1	1	0
1	0	0	0	1
1	0	1	1	0
1	1	0	1	0
1	1	1	1	1

PGK

- For a full adder, define what happens to carries
 - Generate: $C_{out} = 1$ independent of C
 - $G =$
 - Propagate: $C_{out} = C$
 - $P =$
 - Kill: $C_{out} = 0$ independent of C
 - $K =$

PGK

- For a full adder, define what happens to carries
 - Generate: $C_{out} = 1$ independent of C
 - $G = A \bullet B$
 - Propagate: $C_{out} = C$
 - $P = A \oplus B$
 - Kill: $C_{out} = 0$ independent of C
 - $K = \sim A \bullet \sim B$


<i>A</i>	<i>B</i>	<i>C</i>	<i>G</i>	<i>P</i>	<i>K</i>	<i>C_{out}</i>	<i>S</i>
0	0	0	0	0	1	0	0
		1				0	1
0	1	0	0	1	0	0	1
		1				1	0
1	0	0	0	1	0	0	1
		1				1	0
1	1	0	1	0	0	1	0
		1				1	1

FULL ADDER DESIGN I

- Brute force implementation from equations

$$S = A \oplus B \oplus C$$

$$C_{out} = MAJ(A, B, C)$$




FULL ADDER DESIGN II

- Factor S in terms of C_{out}

$$S = ABC + (A + B + C)(\sim C_{out})$$



- Critical path is usually C to C_{out} in ripple adder



-


FULL ADDER DESIGN III

- Complementary Pass Transistor Logic (CPL)
- Slightly faster, but more area than II




FULL ADDER DESIGN IV

- Dual-rail domino
 - Very fast, but large and power hungry
 - Used in very fast multipliers



CARRY PROPAGATE ADDERS

- N-bit adder called CPA
 - Each sum bit depends on all previous carries
 - How do we compute all these carries quickly?



$$\begin{array}{r}
 \textcircled{00000} \\
 1111 \\
 +0000 \\
 \hline
 1111
 \end{array}$$


Diagram illustrating a 5-bit carry propagation. The carry-in C_{in} is 0, and the carry-out C_{out} is 0. The sum is 1111.

$$\begin{array}{r}
 \textcircled{11111} \\
 1111 \\
 +0000 \\
 \hline
 0000
 \end{array}$$

Diagram illustrating a 5-bit carry propagation. The carry-in C_{in} is 1, and the carry-out C_{out} is 1. The sum is 0000. The inputs are labeled $A_{4...1}$ and $B_{4...1}$, and the output is labeled $S_{4...1}$.

CARRY-RIPPLE ADDER

- Simplest design: cascade full adders
 - Critical path goes from C_{in} to C_{out}
 - Design full adder to have fast carry delay



GENERATE/PROPAGATE

- Equations often factored into G and P
- Generate and propagate for groups spanning $i:j$

$$G_{i:j} =$$

$$P_{i:j} =$$

- Base case

$$G_{i:i} \equiv G_i =$$

$$P_{i:i} \equiv P_i =$$

$$G_{0:0} \equiv G_0 =$$

$$P_{0:0} \equiv P_0 =$$

- Sum:

$$S_i =$$

GENERATE/PROPAGATE

- Equations often factored into G and P
- Generate and propagate for groups spanning $i:j$, where $i \geq k > j$

$$G_{i:j} = G_{i:k} + P_{i:k} \cdot G_{k-1:j}$$

$$P_{i:j} = P_{i:k} \cdot P_{k-1:j}$$

- Base case

$$G_{i:i} \equiv G_i = A_i \cdot B_i$$

$$P_{i:i} \equiv P_i = A_i \oplus B_i$$


$$G_{0:0} \equiv G_0 = C_{in}$$

$$P_{0:0} \equiv P_0 = 0$$

- Sum:


$$S_i = P_i \oplus G_{i-1:0}$$

PG LOGIC




CARRY-RIPPLE REVISITED

$$G_{i:0} = G_i + P_i \cdot G_{i-1:0}$$




CARRY-RIPPLE PG DIAGRAM

$$t_{\text{ripple}} =$$




CARRY-RIPPLE PG DIAGRAM

$$t_{\text{ripple}} = t_{pg} + (N - 1)t_{AO} + t_{xor}$$




PG DIAGRAM NOTATION





Black cell



Gray cell




Buffer




CARRY-SKIP ADDER

- Carry-ripple is slow through all N stages
- Carry-skip allows carry to skip over groups of n bits
 - Decision based on n-bit propagate signal




CARRY-SKIP PG DIAGRAM



For k n -bit groups ($N = nk$)

$t_{\text{skip}} =$


CARRY-SKIP PG DIAGRAM



For k n -bit groups ($N = nk$)

$$t_{\text{skip}} = t_{pg} + 2(n-1)t_{AO} + (k-1)t_{\text{mux}} + t_{\text{xor}}$$


VARIABLE GROUP SIZE




Delay grows as $O(\sqrt{N})$

CARRY-LOOKAHEAD ADDER


- Carry-lookahead adder computes $G_{i:0}$ for many bits in parallel.
- Uses higher-valency cells with more than two inputs.



HIGHER-VALENCY CELLS




CLA PG DIAGRAM



$$t_{\text{cla}} = t_{pg} + t_{pg(n)} + \left[(n-1) + (k-1) \right] t_{AO} + t_{\text{xor}}$$


CARRY-SELECT ADDER

- Trick for critical paths dependent on late input X
 - Precompute two possible outputs for $X = 0, 1$
 - Select proper output when X arrives
- Carry-select adder precomputes n-bit sums
 - For both possible carries into n-bit group



CARRY-INCREMENT ADDER


- Factor initial PG and final XOR out of carry-select



$$t_{\text{increment}} = t_{pg} + \left[(n - 1) + (k - 1) \right] t_{AO} + t_{\text{xor}}$$

VARIABLE GROUP SIZE


- Also buffer noncritical signals




LOGARITHMIC OR TREE ADDER

- If lookahead is good, lookahead across lookahead!
 - Recursive lookahead gives $O(\log N)$ delay
- Many variations on logarithmic adders


BRENT-KUNG



SKLANSKY



KOGGE-STONE



Thank you!