

# EE 431: COMPUTER-AIDED DESIGN OF VLSI DEVICES

---

## Interconnect

Nishith N. Chakraborty

October, 2024


# INTRODUCTION

---

- Chips are mostly made of wires called interconnect
  - In stick diagram, wires set size
  - Transistors are little things under the wires
  - Many layers of wires
- Wires are as important as transistors
  - Speed
  - Power
  - Noise
- Alternating layers run orthogonally

# WIRE GEOMETRY

- Pitch =  $w + s$
- Aspect ratio:  $AR = t/w$ 
  - Old processes had  $AR \ll 1$
  - Modern processes have  $AR \sim 2$ 
    - Pack in many skinny wires



# LAYER STACK


- AMI 0.6  $\mu\text{m}$  process has 3 metal layers
- Modern processes use 6-10+ metal layers

- Example:

Intel 180 nm process

- M1: thin, narrow ( $< 3\lambda$ )
  - High density cells
- M2-M4: thicker
  - For longer wires
- M5-M6: thickest
  - For  $V_{DD}$ , GND, clk

Layer	T (nm)	W (nm)	S (nm)	AR
6	1720	860	860	2.0
	1000			
5	1600	800	800	2.0
	1000			
4	1080	540	540	2.0
	700			
3	700	320	320	2.2
	700			
2	700	320	320	2.2
	700			
1	480	250	250	1.9
	800			




Substrate

# WIRE RESISTANCE

---

- $\rho$  = resistivity ( $\Omega \cdot \text{m}$ )

$$R = \frac{\rho}{t} \frac{l}{w}$$



# WIRE RESISTANCE

- $\rho$  = resistivity ( $\Omega \cdot \text{m}$ )


$$R = \frac{\rho}{t} \frac{l}{w} = R_{\square} \frac{l}{w}$$

- $R_{\square}$  = sheet resistance ( $\Omega / \square$ )

➤  $\square$  is a dimensionless unit(!)

- Count number of squares

➤  $R = R_{\square} * (\# \text{ of squares})$



# CHOICE OF METALS

---

- Until 180 nm generation, most wires were aluminum
- Modern processes often use copper
  - Cu atoms diffuse into silicon and damage FETs
  - Must be surrounded by a diffusion barrier

Metal	Bulk resistivity ( $\mu\Omega\cdot\text{cm}$ )
<b>Silver (Ag)</b>	<b>1.6</b>
<b>Copper (Cu)</b>	<b>1.7</b>
<b>Gold (Au)</b>	<b>2.2</b>
<b>Aluminum (Al)</b>	<b>2.8</b>
<b>Tungsten (W)</b>	<b>5.3</b>
<b>Molybdenum (Mo)</b>	<b>5.3</b>

# SHEET RESISTANCE

- Typical sheet resistances in 180 nm process

Layer	Sheet Resistance ( $\Omega/\square$ )
<b>Diffusion (silicided)</b>	<b>3-10</b>
<b>Diffusion (no silicide)</b>	<b>50-200</b>
<b>Polysilicon (silicided)</b>	<b>3-10</b>
<b>Polysilicon (no silicide)</b>	<b>50-400</b>
<b>Metal1</b>	<b>0.08</b>
<b>Metal2</b>	<b>0.05</b>
<b>Metal3</b>	<b>0.05</b>
<b>Metal4</b>	<b>0.03</b>
<b>Metal5</b>	<b>0.02</b>
<b>Metal6</b>	<b>0.02</b>




# CONTACT RESISTANCE

---

- Contacts and vias also have resistance, typically around 2-20  $\Omega$
- Use many contacts for lower R
  - Many small contacts for current crowding around periphery



# SKIN EFFECT




The skin-effect reduces the flow of current to the surface of the wire.

Resistance per unit length at high frequency  
( $f > f_s$ )

$$r(f) = \frac{\sqrt{\pi f \mu \rho}}{2(H + W)}$$

Below  $f_s$  the whole wire conducts current


$$f_s = \frac{4\rho}{\pi\mu(\max(W, H))^2}$$



The skin-effect is only an issue for wider wires. Since clocks tend to carry the highest-frequency signals on a chip and also are fairly wide to limit resistance, the skin effect is likely to have its first impact on these lines. This is a real concern for GHz-range design, as clocks determine the overall performance of the chip (cycle time, instructions per second, etc.).

# WIRE CAPACITANCE

- Wire has capacitance per unit length
  - To neighbors
  - To layers above and below
- $C_{\text{total}} = C_{\text{top}} + C_{\text{bot}} + 2C_{\text{adj}}$




# CAPACITANCE TRENDS

---

- Parallel plate equation:  $C = \epsilon A/d$ 
  - Wires are not parallel plates, but obey trends
  - Increasing area (W, t) increases capacitance
  - Increasing distance (s, h) decreases capacitance
- Dielectric constant
  - $\epsilon = k \epsilon_0$
- $\epsilon_0 = 8.85 \times 10^{-14} \text{ F/cm}$
- $k = 3.9$  for SiO<sub>2</sub>
- Processes are starting to use low-k dielectrics
  - $k \sim 3$  (or less) as dielectrics use air pockets

# M<sub>2</sub> CAPACITANCE DATA

- Typical wires have  $\sim 0.2 \text{ fF}/\mu\text{m}$ 
  - Compare to  $2 \text{ fF}/\mu\text{m}$  for gate capacitance




# DIFFUSION AND POLYSILICON

---

- Diffusion capacitance is very high (about 2 fF/ $\mu\text{m}$ )
  - Comparable to gate capacitance
  - Diffusion also has high resistance
  - Avoid using diffusion runners for wires!
- Polysilicon has lower C but high R
  - Use for transistor gates
  - Occasionally for very short wires between gates

# LUMPED ELEMENT MODELS


- Wires are a distributed system
  - Approximate with lumped element models



- 3-segment  $\pi$ -model is accurate to 3% in simulation
- L-model needs 100 segments for same accuracy!
- Use single segment  $\pi$ -model for Elmore delay

# EXAMPLE

- Metal2 wire in 180 nm process
  - 5 mm long
  - 0.32  $\mu\text{m}$  wide
- Construct a 3-segment  $\pi$ -model
  - $R_{\square} = 0.05 \Omega / \square \Rightarrow R = 781 \Omega$
  - $C_{\text{permicron}} = 0.2 \text{ fF}/\mu\text{m} \Rightarrow C = 1 \text{ pF}$






## WIRE RC DELAY

---

- Estimate the delay of a 10x inverter driving a 2x inverter at the end of the 1mm wire having a width of  $0.125\text{ }\mu\text{m}$ .
  - $R = 10\text{ k}\Omega$ ,  $C = 0.1\text{ fF}$  for unit sized inverter
  - Wire capacitance:  $0.2\text{ fF}/\mu\text{m}$ , sheet resistance:  $R_{\square} = 0.1\text{ }\Omega / \square$
- $t_{pd} =$

## WIRE RC DELAY

- Estimate the delay of a 10x inverter driving a 2x inverter at the end of the 1mm wire having a width of  $0.125\text{ }\mu\text{m}$ .
  - $R = 10\text{ k}\Omega$ ,  $C = 0.1\text{ fF}$  for unit sized inverter
  - Wire capacitance:  $0.2\text{ fF}/\mu\text{m}$ , sheet resistance:  $R_{\square} = 0.1\text{ }\Omega/\square$



- $t_{pd} = 281\text{ ps}$


# CROSSTALK

---

- A capacitor does not like to change its voltage instantaneously.
- A wire has high capacitance to its neighbor.
  - When the neighbor switches from 1- $\rightarrow$  0 or 0- $\rightarrow$ 1, the wire tends to switch too.
  - Called capacitive *coupling* or *crosstalk*.
- Crosstalk effects
  - Noise on non-switching wires
  - Increased delay on switching wires

# CROSSTALK DELAY


- Assume layers above and below on average are quiet
  - Second terminal of capacitor can be ignored
  - Model as  $C_{\text{gnd}} = C_{\text{top}} + C_{\text{bot}}$
- Effective  $C_{\text{adj}}$  depends on behavior of neighbors
  - Miller effect



B	$\Delta V$	$C_{\text{eff(A)}}$	MCF
<b>Constant</b>			
<b>Switching with A</b>			
<b>Switching opposite A</b>			

# CROSSTALK DELAY

- Assume layers above and below on average are quiet
  - Second terminal of capacitor can be ignored
  - Model as  $C_{\text{gnd}} = C_{\text{top}} + C_{\text{bot}}$
- Effective  $C_{\text{adj}}$  depends on behavior of neighbors
  - Miller effect




B	$\Delta V$	$C_{\text{eff}(A)}$	MCF
<b>Constant</b>	<b><math>V_{\text{DD}}</math></b>	<b><math>C_{\text{gnd}} + C_{\text{adj}}</math></b>	<b>1</b>
<b>Switching with A</b>	<b>0</b>	<b><math>C_{\text{gnd}}</math></b>	<b>0</b>
<b>Switching opposite A</b>	<b><math>2V_{\text{DD}}</math></b>	<b><math>C_{\text{gnd}} + 2 C_{\text{adj}}</math></b>	<b>2</b>

# CROSSTALK NOISE

- Crosstalk causes noise on non-switching wires
- If victim is floating:
  - model as capacitive voltage divider

$$\Delta V_{victim} = \frac{C_{adj}}{C_{gnd-v} + C_{adj}} \Delta V_{aggressor}$$




# DRIVEN VICTIMS

- Usually, victim is driven by a gate that fights noise
  - Noise depends on relative resistances
  - Victim driver is in linear region, agg. in saturation
  - If sizes are same,  $R_{\text{aggressor}} = 2-4 \times R_{\text{victim}}$


$$\Delta V_{\text{victim}} = \frac{C_{\text{adj}}}{C_{\text{gnd-v}} + C_{\text{adj}}} \frac{1}{1+k} \Delta V_{\text{aggressor}}$$

$$k = \frac{\tau_{\text{aggressor}}}{\tau_{\text{victim}}} = \frac{R_{\text{aggressor}} (C_{\text{gnd-a}} + C_{\text{adj}})}{R_{\text{victim}} (C_{\text{gnd-v}} + C_{\text{adj}})}$$



# COUPLING WAVEFORMS

- Simulated coupling for  $C_{\text{adj}} = C_{\text{gnd}}$





# NOISE IMPLICATIONS

---

- So what if we have noise?
- If the noise is less than the noise margin, nothing happens
- Static CMOS logic will eventually settle to correct output even if disturbed by large noise spikes
  - But glitches cause extra delay
  - Also cause extra power from false transitions
- Dynamic logic never recovers from glitches
- Memories and other sensitive circuits also can produce the wrong answer



# WIRE ENGINEERING

---

- Goal: achieve delay, area, power goals with acceptable noise
- Degrees of freedom:



# WIRE ENGINEERING

- Goal: achieve delay, area, power goals with acceptable noise
- Degrees of freedom:
  - Width
  - Spacing






# WIRE ENGINEERING

- Goal: achieve delay, area, power goals with acceptable noise
- Degrees of freedom:
  - Width
  - Spacing
  - Layer



# WIRE ENGINEERING

- Goal: achieve delay, area, power goals with acceptable noise
- Degrees of freedom:
  - Width
  - Spacing
  - Layer
  - Shielding





# REPEATERS

---

- R and C are proportional to  $l$
- RC delay is proportional to  $l^2$ 
  - Unacceptably great for long wires

# REPEATERS

- R and C are proportional to  $l$
- RC delay is proportional to  $l^2$ 
  - Unacceptably great for long wires
- Break long wires into N shorter segments
  - Drive each one with an inverter or buffer



# REPEATER DESIGN


---

- How many repeaters should we use?
- How large should each one be?
- Equivalent Circuit
  - Wire length  $l/N$ 
    - Wire Capacitance  $C_w * l/N$ , Resistance  $R_w * l/N$
  - Inverter width  $W$  (nMOS =  $W$ , pMOS =  $2W$ )
    - Gate Capacitance  $C' * W$ , Resistance  $R/W$



# REPEATER DESIGN

- How many repeaters should we use?
- How large should each one be?
- Equivalent Circuit
  - Wire length  $l$ 
    - Wire Capacitance  $C_w * l$ , Resistance  $R_w * l$
  - Inverter width  $W$  (nMOS =  $W$ , pMOS =  $2W$ )
    - Gate Capacitance  $C' * W$ , Resistance  $R/W$



# REPEATER RESULTS

- Write equation for Elmore Delay
  - Differentiate with respect to W and N
  - Set equal to 0, solve

$$\frac{l}{N} = \sqrt{\frac{2RC'}{R_w C_w}}$$

$$\frac{t_{pd}}{l} = (2 + \sqrt{2}) \sqrt{RC' R_w C_w}$$

$$W = \sqrt{\frac{RC_w}{R_w C'}}$$

~60-80 ps/mm

in 180 nm process

**Thank you!**