Planilha1

16 Bits 8 Registradores

Instrução	Operação	Tipo	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
NOP	nop	NOP	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
HALT	halt	HALT	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
MOV Rd, Rm	Rd = Rm	MOV	0	0	0	1	0	Rd ₂	$Rd_{\scriptscriptstyle 1}$	Rd_0	$\mathrm{Rm}_{_{2}}$	$\mathrm{Rm}_{\scriptscriptstyle 1}$	$\rm Rm_{\rm o}$	-	-	-	-	-
MOV Rd, #Im	Rd = #Im	MOV	0	0	0	1	1	Rd ₂	$Rd_{\scriptscriptstyle 1}$	Rd_0	Im ₇	Im_6	Im_5	Im_4	Im ₃	Im_2	$\text{Im}_{\scriptscriptstyle 1}$	Im _o
STR [Rm], Rn	[Rm] = Rn	STORE	0	0	1	0	0	-	-	-	Rm_2	$Rm_{_1}$	Rm_0	Rn_2	$Rn_{_1}$	Rn_0	-	-
STR [Rm], #Im	[Rm] = #Im	STORE	0	0	1	0	1	Im ₇	Im_6	Im ₅	Rm_2	$\rm Rm_{_1}$	Rm_0	Im_4	Im ₃	Im_2	$\text{Im}_{_1}$	Im _o
LDR Rd, [Rm]	Rd =[Rm]	LOAD	0	0	1	1	-	Rd ₂	Rd_1	Rd_0	$\rm Rm_2$	$Rm_{\scriptscriptstyle 1}$	Rm_0	-	-	-	-	-
ADD Rd, Rm, Rn	Rd = Rm + Rn	ULA	0	1	0	0	-	Rd ₂	$Rd_{_1}$	Rd_0	Rm_2	$Rm_{_1}$	$Rm_{_{0}}$	Rn_2	$Rn_{_1}$	Rn_0	-	-
SUB Rd, Rm, Rn	Rd = Rm - Rn	ULA	0	1	0	1	-	Rd ₂	$Rd_{\scriptscriptstyle 1}$	Rd_0	Rm_2	$\rm Rm_{_1}$	Rm_0	Rn_2	$Rn_{_1}$	Rn_0	-	-
MUL Rd, Rm, Rn	Rd = Rm * Rn	ULA	0	1	1	0	-	Rd ₂	$Rd_{\scriptscriptstyle 1}$	Rd_0	Rm_2	$Rm_{_1}$	Rm_0	Rn ₂	$Rn_{_1}$	Rn_0	-	-
AND Rd, Rm, Rn	Rd = Rm and Rn	ULA	0	1	1	1	-	Rd ₂	$Rd_{_1}$	Rd_0	Rm_2	$Rm_{_1}$	Rm_0	Rn ₂	Rn ₁	Rn ₀	-	-
ORR Rd, Rm, Rn	Rd = Rm or Rn	ULA	1	0	0	0	-	Rd ₂	$Rd_{_1}$	Rd_0	Rm_2	$Rm_{_1}$	Rm_0	Rn_2	Rn ₁	$Rn_{_0}$	-	-
NOT Rd, Rm	Rd = ¬Rm	ULA	1	0	0	1	-	Rd ₂	$Rd_{_1}$	Rd_0	Rm_2	$Rm_{_1}$	Rm_0	-	-	-	-	-
XOR Rd, Rm, Rn	Rd = Rm xor Rn	ULA	1	0	1	0	-	Rd ₂	$Rd_{_1}$	Rd_0	Rm_2	$Rm_{_1}$	Rm_0	Rn ₂	$Rn_{_1}$	Rn_0	-	-