

PDS0101 Introduction to Digital Systems


Tutorial 8

NOTE


Answers shown may be only one of many possibilities available (if any). Please approach your tutor if you have an alternative answer of which you are not sure of. Any errors and omissions in the answers are deeply regretted.

Theory based questions

1. Draw the logic symbols for positive going edge-triggered S-R, D and J-K flip-flops



2. Draw the logic symbols for negative going edge-triggered S-R, D and J-K flip-flops



3. How does the J-K flip-flop avoid having any invalid state outputs?

*The J-K FF has additional feedback out the latch outputs to the gate inputs. This allows the J-K FF to enter into a **toggle** mode when the inputs are both HIGH (or LOW in active low latch).*

4. How does the D flip-flop avoid having any invalid state outputs?

Similar to the D latch, The input to a D FF are always opposed to each other thus making it not possible to achieve both HIGH (or LOW depending on latch type) inputs which may possibly result in an invalid state


5. What are the differences/similarities between a J-K and D flip-flop?

Similarities – has no invalid state, each FF stores the value of a single 'bit'

Differences – J-K does not require constant input to 'remember' the stored value, single/dual input to set/reset

Applied knowledge based questions


- Identify the two flip-flops shown below and draw their respective timing diagrams for their Q outputs based on the inputs shown. The FF are initially RESET.




(a) The flip-flop triggers on the negative edge of the clock pulse.

(b) The flip-flop triggers on the positive edge of the clock pulse.


- The Q output of a positive going ET S-R flip-flop is shown in the timing diagram below. Determine the correct inputs to S and R that are required to produce the this output.




3. Draw the Q output of the a D flip-flop with the inputs shown in the timing diagram below. You may assume that the FF is positive going triggered and Q is initially LOW



4. For a positive going ET J-K flip-flop with inputs as shown below, determine the Q output relative to the CLK assuming that Q starts out LOW



5. With the same conditions from (4), determine the Q output with the following inputs



6. For the circuit shown below, determine the output of Q (which starts out LOW) based on the inputs shown the in the timing diagram

