

# <sup>+</sup> Lecture B - 06

Interfacing input/output strategies




Figure 7.1 Generic Model of an I/O Module

#### + External Devices

- Provide a means of exchanging data between the external environment and the computer
- Attach to the computer by a link to an I/O module
  - The link is used to exchange control, status, and data between the I/O module and the external device
- peripheral device
  - An external device connected to an I/O module

- Three categories:
- Human readable



- Video display terminals (VDTs), printers
- Machine readable
  - Suitable for communicating with equipment
  - Magnetic disk and tape systems, sensors and actuators
- Communication
  - Suitable for communicating with remote devices such as a terminal, a machine readable device, or another computer





# External Device Block Diagram




Figure 7.2 Block Diagram of an External Device

#### I/O Modules

**Module Function** 

#### Control and timing

• Coordinates the flow of traffic between internal resources and external devices

#### Error detection

 Detects and reports transmission errors



The major functions for an I/O module fall into the following categories:

#### Processor communication

Involves
 command
 decoding, data,
 status reporting,
 address
 recognition

#### Data buffering

 Performs the needed buffering operation to balance device and memory speeds

#### Device communication

 Involves commands, status information, and data

## I/O Module Structure




Figure 7.3 Block Diagram of an I/O Module

# Programmed I/O

■ Three techniques are possible for I/O operations:

#### ■ Programmed I/O

- Data are exchanged between the processor and the I/O module
- Processor executes a program that gives it direct control of the I/O operation
- When the processor issues a command it must wait until the I/O operation is complete
- If the processor is faster than the I/O module this is wasteful of processor time

#### ■ Interrupt-driven I/O

Processor issues an I/O command, continues to execute other instructions, and is interrupted by the I/O module when the latter has completed its work

#### Direct memory access (DMA)

■ The I/O module and main memory exchange data directly without processor involvement

# I/O Techniques

	No Interrupts	Use of Interrupts
I/O-to-memory transfer through processor	Programmed I/O	Interrupt-driven I/O
Direct I/O-to-memory transfer		Direct memory access (DMA)

### I/O Commands

■ There are four types of I/O commands that an I/O module may receive when it is addressed by a processor:

#### 1) Control

- used to activate a peripheral and tell it what to do

#### 2) Test


 used to test various status conditions associated with an I/O module and its peripherals


#### 3) Read


- causes the I/O module to obtain an item of data from the peripheral and place it in an internal buffer

#### 4) Write

- causes the I/O module to take an item of data from the data bus and subsequently transmit that data item to the peripheral







(c) Direct memory access

### I/O Instructions

With programmed I/O there is a close correspondence between the I/O-related instructions that the processor fetches from memory and the I/O commands that the processor issues to an I/O module to execute the instructions

Each I/O device connected through I/O modules is given a unique identifier or address

The form of the instruction depends on the way in which external devices are addressed

When the processor issues an I/O command, the command contains the address of the desired device

Thus each I/O module must interpret the address lines to determine if the command is for itself

#### Memory-mapped I/O

There is a single address space for memory locations and I/O devices

A single read line and a single write line are needed on the bus

# I/O Mapping Summary

- Memory mapped I/O
  - Devices and memory share an address space
  - I/O looks just like memory read/write
  - No special commands for I/O
    - Large selection of memory access commands available
- Isolated I/O
  - Separate address spaces
  - Need I/O or memory select lines
  - Special commands for I/O
    - Limited set




Figure 7.5 Memory-Mapped and Isolated I/O

# Interrupt-Driven I/O

The problem with programmed I/O is that the processor has to wait a long time for the I/O module to be ready for either reception or transmission of data

An alternative is for the processor to issue an I/O command to a module and then go on to do some other useful work

The I/O module will then interrupt the processor to request service when it is ready to exchange data with the processor

The processor executes the data transfer and resumes its former processing




Figure 7.6 Simple Interrupt Processing

# Design Issues

Two design issues arise in implementing interrupt I/O:

- Because there will be multiple I/O modules how does the processor determine which device issued the interrupt?
- If multiple interrupts have occurred how does the processor decide which one to process?


# Device Identification (a)

# Four general categories of techniques are in common use:

#### ■ Multiple interrupt lines

- Between the processor and the I/O modules
- Most straightforward approach to the problem
- Consequently even if multiple lines are used, it is likely that each line will have multiple I/O modules attached to it

#### Multiple Interrupt Lines



# Device Identification (a)

#### Software poll


- When processor detects an interrupt, it branches to an interrupt-service routine, whose job is to poll each I/O module to determine which module caused the interrupt
- Time consuming

#### ■ Bus arbitration (vectored)

- An I/O module must first gain control of the bus before it can raise the interrupt request line
- When the processor detects the interrupt it responds on the interrupt acknowledge line
- Then the requesting module places its vector on the data lines

# Device Identification (c)

- **■** Daisy chain (hardware poll, vectored)
  - The interrupt acknowledge line is daisy chained through the modules
  - Vector address of the I/O module or some other unique identifier
  - Vectored interrupt processor uses the vector as a pointer to the appropriate device-service routine, avoiding the need to execute a general interrupt-service routine first






Figure 7.10 Keyboard/Display Interface to 82C55A

# Drawbacks of Programmed and Interrupt-Driven I/O

- Both forms of I/O suffer from two inherent drawbacks:
  - 1) The I/O transfer rate is limited by the speed with which the processor can test and service a device
  - 2) The processor is tied up in managing an I/O transfer; a number of instructions must be executed for each I/O transfer

■ When large volumes of data are to be moved a more efficient technique is *direct memory access* (DMA)




Figure 7.11 Typical DMA Block Diagram




Figure 7.12 DMA and Interrupt Breakpoints During an Instruction Cycle

### **DMA** Operation




Figure 7.13 Alternative DMA Configurations



# Fly-By DMA Controller (8237)

Data does not pass through and is not stored in DMA chip

- DMA only between I/O port and memory
- Not between two I/O ports or two memory locations

Can do memory to memory via register

# 8237 contains four DMA channels

- Programmed independently
- Any one active
- Numbered 0, 1, 2, and 3

#### +

## Evolution of the I/O Function

- 1. The CPU directly controls a peripheral device.
- 2. A controller or I/O module is added. The CPU uses programmed I/O without interrupts.
- 3. Same configuration as in step 2 is used, but now interrupts are employed. The CPU need not spend time waiting for an I/O operation to be performed, thus increasing efficiency.
- 4. The I/O module is given direct access to memory via DMA. It can now move a block of data to or from memory without involving the CPU, except at the beginning and end of the transfer.
- 5. The I/O module is enhanced to become a processor in its own right, with a specialized instruction set tailored for I/O
- 6. The I/O module has a local memory of its own and is, in fact, a computer in its own right. With this architecture a large set of I/O devices can be controlled with minimal CPU involvement.




Figure 7.15 I/O Channel Architecture




Figure 7.16 Parallel and Serial I/O

#### Point-to-Point and Multipoint Configurations

Connection between an I/O module in a computer system and external devices can be either:

point-to-point

multiport

Point-to-point interface provides a dedicated line between the I/O module and the external device

On small systems (PCs, workstations) typical point-to-point links include those to the keyboard, printer, and external modem

Example is EIA-232 specification


Multipoint external interfaces are used to support external mass storage devices (disk and tape drives) and multimedia devices (CD-ROMs, video, audio)

Are in effect external buses

# 8255 Programmable Peripheral Interface

- Programmable , parallel I/O device
- Used to interface parallel I/O device to the system bus
- 3 8-bit ports:
  - Port A, Port B and Port C
- Operate in 3 modes:
  - Mode 0, Mode 1 & Mode 2
- Contains a control register set the operating environment of the 8255

# Intel 82C55A Programmable Peripheral Interface



# + Summary

#### Lecture B - 06

- External devices
- I/O modules
  - Module function
  - I/O module structure
- Programmed I/O
  - Overview of programmed I/O
  - I/O commands
  - I/O instructions
- Interrupt-driven I/O
  - Interrupt processing
  - Design issues
  - Intel 82C59A interrupt controller
  - Intel 82C55A programmable peripheral interface

# Interfacing Input/Output Strategies

- Direct memory access
  - Drawbacks of programmed and interrupt-driven I/O
  - DMA function
  - Intel 8237A DMA controller
- I/O channels and processors
  - The evolution of the I/O function
  - Characteristics of I/O channels
- The external interface
  - Types of interfaces
  - Point-to-point and multipoint configurations
- 8255 Programmable Peripheral Interface



Computer Organization and Architecture, 9<sup>th</sup> Edition
 William Stallings
 ISBN-10: 013293633X | ISBN-13: 9780132936330

Microprocessor Architecture, Programming, and Applications with the 8085, 5<sup>th</sup> Edition Ramesh S.Gaonkar ISBN-10: 0130195707 | ISBN-13:9780130195708