


# TUTORIAL 7

## SEQUENTIAL LOGIC : LATCH

PDS0101: INTRODUCTION TO DIGITAL SYSTEMS  
TRI 2, 2022-2023




# Latch

S-R latch


Gated S-R  
Latch

Gated D Latch  
(D Latch)


Active High Input




Active Low Input



a) EN = 1




b)




EN = 0

Active when EN = 1



Active when EN = 0



# Truth table

## Active High SR Latch

$2^2 = 4$  possible input combinations

Q follow S

S	R	Output	State
0	0	follow previous output	Rest
0	1	$Q = 0$	Reset
1	0	$Q = 1$	Set
1	1	follow previous output	Invalid

Q follow  $\bar{R}$

## Active Low $\bar{S} - \bar{R}$ latch

$\bar{S}$	$\bar{R}$	Output	State
0	0	follow previous output	invalid
0	1	$Q = 1$	set
1	0	$Q = 0$	reset
1	1	follow previous output	rest

## Gated SR Latch (Active EN=1)

Q follow S

Logic Symbol




EN=1

EN	S	R	Output	State
1	0	0	follow previous output	rest
1	0	1	$Q = 0$	reset
1	1	0	$Q = 1$	set
1	1	1	follow previous output	invalid
0	X	X	follow previous output	rest

## Gated D Latch $2^1 = 2$

EN	D	Output	State
1	0	0	reset
1	1	1	set
0	X	follow previous	rest

Q follow D when EN = 1



# APPLIED-KNOWLEDGE BASED QUESTIONS

1. The waveforms in the timing diagram are applied to the latches shown below. Draw the resulting output waveform at Q in relation to the inputs assuming that Q starts low.  $Q = 0$


Timing Diagram

$\overline{S}$

$\overline{R}$


Active High Input

a)





Active Low Input

b)



## QUESTION 1(b)



The waveforms in the timing diagram are applied to the **latches** shown below. Draw the resulting **output** waveform at Q in relation to the inputs assuming that **Q starts low**.



**Active-LOW** input  $\overline{S}$ - $\overline{R}$  latch

S	R	Q	STATE
0	0	No change	Invalid
1	0	$Q = 0$	Reset
0	1	$Q = 1$	Set
1	1	No change	Resting

# 1 (b) LATCHES | Q STARTS LOW | ACTIVE LOW INPUT S-R LATCH



Q follow R



$\overline{S}$	$\overline{R}$	output
0	1	1
1	0	0

---

follow previous output

$\overline{S}$	$\overline{R}$	output
0	0	} follow previous output
1	1	



# 1 (b) LATCHES | Q STARTS LOW | ACTIVE LOW INPUT S-R LATCH



Invert  $Q$  to get  $\overline{Q}$

# QUESTION 1(a)

The waveforms in the timing diagram are applied to the latches shown below. Draw the resulting **output** waveform at Q in relation to the inputs assuming that **Q starts low**.



invert timing diagram





S	R	Output
1	0	1
0	0	1
0	1	0
0	0	0
1	0	1
0	0	1
0	1	0
0	0	0
1	0	1
0	0	1
0	1	
0	0	

follow previous output





# 1 (a) LATCHES | Q STARTS LOW | ACTIVE HIGH INPUT S-R LATCH



## QUESTION 2(a)

Determine the  $Q$  and  $\bar{Q}$  output for the inputs of  $S$  and  $R$  to the following latch given that the  $Q$  output is initially **LOW**




Active when  $EN = 1$

# TRUTH TABLE FOR GATED S-R LATCH

Gated S-R latch

E	S	R	Q
1	0	0	No change
1	0	1	Q = 0
1	1	0	Q = 1
1	1	1	No change
0	x	x	No change

## 2(a). LATCHES | Q STARTS LOW | GATED S-R LATCH



0	0	1	1
1	0	0	0



Q follow S

S	R	Q
0	1	0
1	0	1

Q follow previous output

S	R
0	0
1	1


## 2(a). LATCHES | Q STARTS LOW | GATED S-R LATCH




Q follow S  
 $\bar{Q}$  follow R

## QUESTION 2(b)

Determine the  $Q$  and  $\bar{Q}$  output for the inputs of  $S$  and  $R$  to the following latch given that the  $Q$  output is initially **LOW**  $Q = 0$




## 2(b). LATCHES | Q STARTS LOW | GATED S-R LATCH




## QUESTION 2(c)

Determine the  $Q$  and  $\bar{Q}$  output for the inputs of S and R to the following latch given that the  $Q$  output is initially LOW






## 2(c). LATCHES | Q STARTS LOW | GATED S-R LATCH




## QUESTION 3(a)

Given the following latch, determine the outputs for  $Q$  and  $\bar{Q}$  with the inputs shown if given that the  $Q$  output for the latch is **initially LOW**. *Grated D Latch*




## QUESTION 3(b)

Given the following latch, determine the outputs for  $Q$  and  $\bar{Q}$  with the inputs shown if given that the  $Q$  output for the latch is **initially LOW**.



## QUESTION 3(c)

Given the following latch, determine the outputs for  $Q$  and  $\bar{Q}$  with the inputs shown if given that the  $Q$  output for the latch is **initially LOW**.



**END DISCUSSIONS  
ANY QUESTIONS ??**

