

# TUTORIAL 10

## COUNTER & SHIFT REGISTER

PDS0101: INTRODUCTION TO DIGITAL SYSTEMS  
TRI 2, 2022-2023



## QUESTIONS 1




SISO

Sync

Draw the logic circuit diagram for a 3-bit serial in/serial out shift register .

Which **FFs** do you use? **D FF**  
D / JK (without invalid state)


PGT



QUESTIONS 2

Revise the circuit from (1) to create a **3-bit serial in / parallel out shift register**  
**PARALLEL OUT**


SI PO Sync NGT




### QUESTIONS 3

The sequence **1011** is applied to the input line of a **4-bit serial shift register**. If the **register** is initially **cleared**, what is the **state of the register after 3 clock pulses**?

$Q_0, Q_1, Q_2, Q_3$



similar with timing diagram




## QUESTIONS 4

Identify the **shift register** shown in the diagram below. Then identify which is the **input** and output for the register

PGT

**4-bit serial in/out shift register. Input = D, Output = Q3**




Q follow D

## QUESTIONS 5(b)

*Q<sub>0</sub> follow D*



Using the register above in (4), determine the state of each flip-flop and show the Q waveforms in with the data inputs and clock timing diagrams shown below. The register has all 1's in each FF when it begins.



## QUESTIONS 6

What is the state of the register below after each clock pulse if it starts in the **101001111000** state?

*Initial state*





What is the state of the register below after each clock pulse if it starts in the **101001111000** state? LSB Data: 110001110000

ate? LSB


clk 1 2 3 4 5 6 7 8 9 10 11 12

Data: 11000110000 MSB

0 0 0 0 1 1 1 0 0 0 1 1


[illegible]


Sync



## QUESTIONS 7


Identify and show the timing diagram including the **parallel outputs** for the shift register below using the given input waveform (the register is **initially clear**)





## QUESTIONS 8

The parallel in/serial out register below has the **SHIFT/LOAD** and CLK inputs as shown in the timing diagram below. The parallel data inputs are constant at  $D_0 = 1$ ,  $D_1 = 0$ ,  $D_2 = 1$  and  $D_3 = 0$ . Draw the data-output waveform of the register in relation to the inputs




**D0 = 1, D1 = 0, D2 = 1 and D3 = 0.**

Q start LOW/clear

4bit Parallel In Serialout Shift Register

PGT




## QUESTIONS 9

Determine the number of flip-flops required to implement each of the following in a Johnson counter configuration  $2n$

- a. modulus-6  $2n=6$  therefore number of FF,  $n=3$
- b. modulus-10  $2n=10$ ,  $n=5$
- c. modulus-14  $2n=14$ ,  $n=7$
- d. modulus-16  $2n=16$ ,  $n=8$

**DO NOT MIX THIS UP WITH THE MODULUS IN EARLIER COUNTERS!!**

mod 6 JC counter  
(Shift Register) → Sync





## QUESTIONS 10

18 state

$$2n = 18; \quad n = 9$$

Draw the logic diagram for a **modulus-18 Johnson counter** using **J-K flip-flops** and show the timing sequence of its flip-flops in tabular form. How would the sequence change if it were a **ring counter** instead?

$2n = 18, n=9$  The counter requires **9 FFs**. In Johnson, the complement is feedback to the initial FF


(using JK FF)



# JOHNSON COUNTER

CLK	Q <sub>0</sub>	Q <sub>1</sub>	Q <sub>2</sub>	Q <sub>3</sub>	Q <sub>4</sub>	Q <sub>5</sub>	Q <sub>6</sub>	Q <sub>7</sub>	Q <sub>8</sub>
0	0	0	0	0	0	0	0	0	0
1	1	0	0	0	0	0	0	0	0
2	1	1	0	0	0	0	0	0	0
3	1	1	1	0	0	0	0	0	0
4	1	1	1	1	0	0	0	0	0
5	1	1	1	1	1	0	0	0	0
6	1	1	1	1	1	1	0	0	0
7	1	1	1	1	1	1	1	0	0
8	1	1	1	1	1	1	1	1	0
9	1	1	1	1	1	1	1	1	1
10	0	1	1	1	1	1	1	1	1

$Q_8 = 0$      $\overline{Q_8} = 1$




$Q_8 = 1$      $\overline{Q_8} = 0$


# JOHNSON COUNTER

[illegible]

# JOHNSON COUNTER



# RING COUNTER



# JOHNSON COUNTER

Initial state : 10010 <sup>mod-10</sup>

Ck/Q	Q <sub>0</sub>	Q <sub>1</sub>	Q <sub>2</sub>	Q <sub>3</sub>	Q <sub>4</sub>
0	1	0	0	1	0
1	1	1	0	0	1
2	0	1	1	0	0
3	1	0	1	1	0
4	1	1	0	1	1
5	0	1	1	0	1
6	0	0	1	1	0
7	1	0	0	1	1
8	0	1	0	0	1
9	0	0	1	0	0
10	1	0	0	1	0

Modulus 10 JC Counter

# RING COUNTER

Initial state : 10010

Ck/Q	Q <sub>0</sub>	Q <sub>1</sub>	Q <sub>2</sub>	Q <sub>3</sub>	Q <sub>4</sub>
0	1	0	0	1	0
1	0	1	0	0	1
2	1	0	1	0	0
3	0	1	0	1	0
4	0	0	1	0	1
5	1	0	0	1	0

JC

