

TUTORIAL 10 COUNTER & SHIFT REGISTER

PDS0101: INTRODUCTION TO DIGITAL SYSTEMS TRI 2, 2022-2023

SISO

Sync


Draw the logic circuit diagram for a 3-bit serial in/serial out shift register. PGT

Which FFs do you use? D FF

D/Jk (without invalid state)


SERIAL INPUT DATA CLK


PO Sync Revise the circuit from (1) to create a 3-bit serial in / parallel out shift register NGT **PARALLEL OUT**






The sequence 1011 is applied to the input line of a 4-bit serial shift register. If the register is initially cleared, what is the state of the register after 3 clock pulses?






Identify the **shift register** shown in the diagram below. Then identify which is the **input** and output for the register



QUESTIONS 5 (a)

Q follow D


Using the register above in (4), determine the state of each flip-flop and show the Q waveforms in with the data inputs and clock timing diagrams shown per below. The register has all 1's in each FF when it begins.




QUESTIONS 5(b)

Qo follow D


Using the register above in (4), determine the state of each flip-flop and show the Q waveforms in with the data inputs and clock timing diagrams shown below. The register has all 1's in each FF when it begins.




What is the state of the register below after each clock pulse if it starts in the 101001111000 state?




What is the state of the register below after each clock pulse if it starts in the




Sync





Identify and show the timing diagram including the parallel outputs for the shift register below using the given input waveform (the register is initially clear)





The parallel in/serial out register below has the SHIFT/LOAD and CLK inputs as shown in the timing diagram below. The parallel data inputs are constant at D0 = 1, D1 = 0, D2 = 1 and D3 = 0. Draw the data-output waveform of the register in






Determine the number of flip-flops required to implement each of the following in a **Johnson counter** configuration 2n

```
a. modulus-6
b. modulus-10
c. modulus-14
d. modulus-16
2n=6 therefore number of FF, n=3
n=5
n=10, n=5
n=7
n=16, n=8
```

DO NOT MIX THIS UP WITH THE MODULUS IN EARLIER COUNTERS!!




18 state 2n = 18; n = 9Draw the logic diagram for a modulus-(18 Johnson counter using J-K flip-flops

and show the timing sequence of its flip-flops in tabular form. How would the sequence change if it were a ring counter instead?


> 2n = 18, n=9 The counter requires 9 FFs. In Johnson, the complement is feedback to the initial FF


JOHNSON COUNTER (using JK FF)



JOHNSON COUNTER

CLK	Q_0	Q_1	Q_2	Q_3	Q_4	Q_5	Q_6	Q_7	Q ₈
0	0	0	0	0	0	0	0	0	$\left(\begin{array}{c} 0 \end{array} \right)$
1	1	0	0	0	0	0	0	0) 0 V
2	1	1	0	0	0	0	0	0	0
3	1	1	1	0	0	0	0	0	0
4	1	1	1	1	0	0	0	0	0
5	1	1	1	1	1	0	0	0	0
6	1	1	1	1	1	1	0	0	0
7	1	1	1	1	1	1	1	0	0
8	1	1	1	1	1	1	1	1	9
9	1	1	1	1	1	1	1	1	(1)
10	$\left(0 \right)$	1	1	1	1	1	1	1	1







JOHNSON COUNTER

CLK	Q_0	Q_1	Q_2	Q_3	Q_4	Q_5	Q_6	Q_7	Q ₈
11	0	0	1	1	1	1	1	1	1
12	0	0	0	1	1	1	1	1	1
13	0	0	0	0	1	1	1	1	1
14	0	0	0	0	0	1	1	1	1
15	0	0	0	0	0	0	1	1	1
16	0	0	0	0	0	0	0	1	1
17	0	0	0	0	0	0	0	0	1
18	0	0	0	0	0	0	0	0	0





RING COUNTER



JOHNSON COUNTER Initial state: 10010

mod-10

Clk/Q	Qo	Q,	Q ₂	Q3	Q ₄
0		0	0		O
1	1		0	0	IK
2	0			0	0 4
3	1	0			05
4	1		0	J	14
5	0	1		0	14
6	0	٥	l		0 4
7	_	O	0		
8	0	1	0	0	14
9	0	0	l	0	Ot
10	1	0	0	1	O

Modulus 10 JC Counter

RING COUNTER Initial state: 10010

CIK/Q	Qp	Q,	Q2	Q ₃	Q ₄
0	-	0	0		OK
1	0		0	0	14
2	1	0		0	04
3	0		0	. (0 4
4	0	O		0	16
5	(0	0		0 10

