


# TUTORIAL 7 SEQUENTIAL LOGIC: LATCH

PDS0101: INTRODUCTION TO DIGITAL SYSTEMS TRI 2, 2022-2023



_	_	١.			,
	rut	th	to	26	6

### Q follow R

Active	ltigh	SK	Latch
--------	-------	----	-------

	<b>~</b> 2	1.		•	الما	l
١	<b>メ</b> =	4	bossiple	m	рчт	١
	l		possible Lomb	no	ition	,

Active	Low	5-k	latch

$\circ$	Λ.	_	_
Q	tol	OW	S

S	R	Output	State
0	0	follow previous output	Rest
0	1	Q = 0	Reset
	0	Q = 1	Set
	1	follow previous output	Invalid

Ē	<u>R</u>	Output	State
0	ට	follow previous output	invalid
0		Q = 1	set
J	0	Q = 0	reset
	1	follow previous output	rest


# Gated SR Latch (Active EN=1)

Q	follow
	S
Log	jic Symbol

	EN	Ø	R	Output	State
	1	0	0	follow previous output	rest
	1	0	i	Q = 0	reset
_			٥	Q = 1	set
	}	-	}	follow previous output	invalid
	0	X	Х	follow previous output	rest

Grated D latch 2'= 2


£Ν	D	Output	state
1	0	0	reset
1	1	1	set
0	×	followprevious	rest



-	
	N - 1
	T
_	. —


## APPLIED-KNOWLEDGE BASED QUESTIONS

1. The waveforms in the timing diagram are applied to the latches shown below. Draw the resulting output waveform at Q in relation to the inputs assuming that Q starts low.  $\triangle = \bigcirc$ 



## QUESTION 1(b)


The waveforms in the timing diagram are applied to the **latches** shown below. Draw the resulting **output** waveform at Q in relation to the inputs assuming that **Q starts low**.




**Active-LOW** input \$\overline{S}\$-\$\overline{R}\$ latch

S	R	Q	STATE
0	0	No change	Invalid
1	0	Q = 0	Reset
0	1	Q = 1	Set
1	1	No change	Resting

#### 1 (b) LATCHES | Q STARTS LOW | ACTIVE LOW INPUT S-R LATCH




#### 1 (b) LATCHES | Q STARTS LOW | ACTIVE LOW INPUT S-R LATCH



QUESTION 1(a)

The waveforms in the timing diagram are applied to the latches shown below. Draw the resulting output waveform at Q in relation to the



Active High


follow

previous

output


S


1 (a) LATCHES | Q STARTS LOW | ACTIVE HIGH INPUT S-R LATCH



## QUESTION 2(a)

Determine the  $\bf Q$  and  $\bf \bar Q$  output for the inputs of  $\bf S$  and  $\bf R$  to the following latch given that the  $\bf Q$  output is initially  $\bf LOW$ 







# TRUTH TABLE FOR GATED S-R LATCH

#### <u>Gated S-R latch</u>

E	S	R	Q
1	0	0	No change
1	0	1	Q = 0
1	-1	0	Q = 1
1	1	1	No change
0	Х	Х	No change




#### 2(a). LATCHES | Q STARTS LOW | GATED S-R LATCH




## QUESTION 2(b)

Determine the Q and  $\overline{Q}$  output for the inputs of S and R to the following latch given that the Q output is initially LOW Q = 0




#### 2(b). LATCHES | Q STARTS LOW | GATED S-R LATCH




## QUESTION 2(c)

Determine the  $\bf Q$  and  $\overline{\bf Q}$  output for the inputs of  $\bf S$  and  $\bf R$  to the following latch given that the  $\bf Q$  output is initially LOW




2(c). LATCHES | Q STARTS LOW | GATED S-R LATCH




## QUESTION 3(a)

Given the following latch, determine the outputs for  $\mathbb{Q}$  and  $\overline{\mathbb{Q}}$  with the inputs shown if given that the  $\mathbb{Q}$  output for the latch is **initially LOW**. Galed D Latch




## QUESTION 3(b)

Given the following latch, determine the outputs for  $\mathbf{Q}$  and  $\mathbf{\bar{Q}}$  with the inputs shown if given that the  $\mathbf{Q}$  output for the latch is **initially LOW**.



## QUESTION 3(c)

Given the following latch, determine the outputs for  $\mathbf{Q}$  and  $\mathbf{\bar{Q}}$  with the inputs shown if given that the  $\mathbf{Q}$  output for the latch is **initially LOW**.



END DISCUSSIONS ANY QUESTIONS ??

