

TUTORIAL 9 : COUNTER


APPLIED KNOWLEDGE QUESTIONS

PDS0101: INTRODUCTION TO DIGITAL SYSTEMS
TRI 2, 2022-2023




Logic Circuit

Combinational circuit (without memory)




sequential circuit (with memory)



Adder binary addition

Draw parallel adder for $4_{10} + 10_{10}$ using half adder and full adder
0100 1010



Counter

```
graph TD; Counter --> ASync[ASync counter]; Counter --> Sync[Sync counter]; ASync --- ASyncDesc[Only the first FF get signal from main clock]; Sync --- SyncDesc[All FF get signal from main clock];
```

ASync counter


Only the first FF
get signal from
main clock

Sync counter


All FF get
signal from
main clock

Async counter

PGT 3 bit Async Counter





NGT 3 bit Asyn counter



3 bit counter

Sync Counter



PGT SR FF


Q follows S
when 01, 10

clk	S	R	Output	State
↑	0	0	follow	Rest
↑	0	1	Q = 0	Reset
↑	1	0	Q = 1	Set
↑	1	1	follow	invalid


NGT JK FF

Q follows J
when 01, 10


clk	J	K	Output	State
↓	0	0	follow	Rest
↓	0	1	Q = 0	Reset
↓	1	0	Q = 1	Set
↓	1	1	toggle	set/reset



toggle 0 1 set
1 0 reset



duty cycle



QUESTIONS 1

Show how an **asynchronous counter** with a **modulus of 12** can be constructed using **flip-flops (JK)**

0 — 11 ; reset 12 (1100)
↓
1011

PGT
NGT

mod-12

$2^4 = 16$

Mod-12 = how many FF needed??

Mod-12 requires **4 FFs** minimum to implement


Counter recycles HERE

CLEAR / RESET

STATE	COUNT	Q ₃	Q ₂	Q ₁	Q ₀
1	0	0	0	0	0
2	1	0	0	0	1
3	2	0	0	1	0
4	3	0	0	1	1
5	4	0	1	0	0
6	5	0	1	0	1
7	6	0	1	1	0
8	7	0	1	1	1
9	8	1	0	0	0
10	9	1	0	0	1
11	10	1	0	1	0
12	11	1	0	1	1
13	12	1	1	0	0
14	13	1	1	0	1
15	14	1	1	1	0
16	15	1	1	1	1


QUESTIONS 1

Show how an **asynchronous counter** with a **modulus of 12** can be constructed using **flip-flops** COUNT UNTIL **1011** RESET/CLEAR **1100**





QUESTIONS 1

Show how an **asynchronous counter** with a **modulus of 12** can be constructed using **flip-flops** COUNT UNTIL **1011** RESET/CLEAR **1100**




QUESTIONS 1

Show how an **asynchronous counter** with a **modulus of 12** can be constructed using **timing diagram**




QUESTIONS 1

Show how an **asynchronous counter** with a **modulus of 12** can be constructed using **timing diagram**



QUESTIONS 2

For the **ripple counter** shown below, show the complete **timing diagram** for the **outputs** at **Q_0** and **Q_1** for **eight clock pulses**





Clock Pulse	0	1	2	3	4	5	6	7	8
Q_0	0	1	0	1	0	1	0	1	0
Q_1	0	0	1	1	0	0	1	1	0

Clock Pulse	Q_1	Q_0
0	0	0
1	0	1
2	1	0
3	1	1
4	0	0
5	0	1
6	1	0
7	1	1
8	0	0

QUESTIONS 2


For the **ripple counter** shown below, show the complete **timing diagram** for the **outputs** at Q_0 and Q_1 for **eight clock pulses**



QUESTIONS 3

For the **counter** below, show the complete **timing diagram** for the **output** waveforms at Q_0 , Q_1 and Q_2 for **sixteen clock pulses**


3 bit (000 - 111) $2^3 = 8$



Clock Pulse	Q_2	Q_1	Q_0
0			
1			
2			
3			
4			
5			
6			
7			
8			
9			
10			
11			
12			
13			
14			
15			
16			

QUESTIONS 3

For the **counter** below, show the complete **timing diagram** for the **output** waveforms at **Q_0 , Q_1 and Q_2** for **sixteen clock pulses**



CURRENT - NEXT TABLE (JK TRANSITION TABLE)

Output		Input	
Current	Next	J	K
0	0	0	X
0	1	1	X
1	0	X	1
1	1	X	0

Output

0 1

1 0

1 1

Input

J = 0 ; K = 0

J = 0 ; K = 1

J = 0 ; K = X

J = 1 ; K = 0

J = 1 ; K = 1

J = 1 ; K = X

J = 0 ; K = 1

J = 1 ; K = 1

J = X ; K = 1

J = 1 ; K = 0


J = 0 ; K = 0

J = X ; K = 0

QUESTIONS 4

Design a **counter** to produce the following cyclic sequence **00** → **10** → **01** → **11**

STEP 1: DRAW TRANSITION STATE DIAGRAM



STEP 2 : COMPLETE CURRENT-NEXT TABLE

CURRENT STATE		NEXT STATE	
A	B	A	B
0	0	1	0
1	0	0	1
0	1	1	1
1	1	0	0

QUESTIONS 4

Design a **counter** to produce the following cyclic sequence **00→10→01→11**

OUTPUT TRANSITIONS		FLIP-FLOP INPUTS	
Q_N	Q_{N+1}	J	K
0	→ 0	0	X
0	→ 1	1	X
1	→ 0	X	1
1	→ 1	X	0

STEP 3 : COMPLETE JK PARTS IN THE TABLE





CURRENT STATE		NEXT STATE		JK INPUT			
A	B	A	B	J_A	K_A	J_B	K_B
0	0	1	0	1	X	0	X
1	0	0	1	X	1	1	X
0	1	1	1	1	X	X	0
1	1	0	0	X	1	X	1

QUESTIONS 4

Design a **counter** to produce the following cyclic sequence **00**→**10**→**01**→**11**

STEP 4 : SIMPLIFY WITH K-MAP


CURRENT STATE		JK INPUT			
A	B	J_A	K_A	J_B	K_B
0	0	1	X	0	X
1	0	X	1	1	X
0	1	1	X	X	0
1	1	X	1	X	1



QUESTIONS 4

Design a **counter** to produce the following cyclic sequence **00**→**10**→**01**→**11**


STEP 5 : DRAW CIRCUIT



QUESTIONS 5

Alter the **counter** from (4) so that it only implements the stages **11** , **01** and **10** in cycle

STEP 1: DRAW TRANSITION STATE DIAGRAM



STEP 2 : COMPLETE CURRENT -NEXT TABLE

CURRENT STATE		NEXT STATE	
Q_1	Q_0	Q_1	Q_0
1	1	0	1
0	1	1	0
1	0	1	1
0	0	X	X

QUESTIONS 5

Alter the counter from (4) so that it only implements the stages 11 , 01 and 10 in cycle

OUTPUT TRANSITIONS		FLIP-FLOP INPUTS	
Q_N	Q_{N+1}	J	K
0	→ 0	0	X
0	→ 1	1	X
1	→ 0	X	1
1	→ 1	X	0

STEP 3 : COMPLETE JK PARTS IN THE TABLE





CURRENT STATE		NEXT STATE		JK INPUT			
Q_1	Q_0	Q_1	Q_0	J_1	K_1	J_0	K_0
1	1	0	1	X	1	X	0
0	1	1	0	1	X	X	1
1	0	1	1	X	0	1	X
0	0	X	X	X	X	X	X

QUESTIONS 5

Alter the **counter** from (4) so that it only implements the stages **11** , **01** and **10** in cycle

STEP 4 : SIMPLIFY WITH K-MAP


CURRENT STATE		JK INPUT			
Q_1	Q_0	J_1	K_1	J_0	K_0
1	1	X	1	X	0
0	1	1	X	X	1
1	0	X	0	1	X
0	0	X	X	X	X



QUESTIONS 5

Alter the **counter** from (4) so that it only implements the stages **11** , **01** and **10** in cycle



STEP 5 : DRAW CIRCUIT



APPLIED KNOWLEDGE QUESTIONS

7. Design a counter using **J-K FFs** that follow the cyclic sequence **4,5,7,1,3**. Find the minimum number of FFs required to implement the counter and **any unwanted FF** sequences in the counter go to **4**

Deciml	Binary			
0	0	0	0	0
1	0	0	1	
2	0	1	0	
3	0	1	1	
4	1	0	0	
5	1	0	1	
6	1	1	0	
7	1	1	1	




STEP 2 : COMPLETE CURRENT-NEXT TABLE
STEP 3 : COMPLETE JK PARTS IN THE TABLE

Present

CURRENT STATE			NEXT STATE			FF2		FF1		FF0	
A	B	C	A	B	C	J _A	K _A	J _B	K _B	J _C	K _C
0	0	0	1	0	0	1	X	0	X	0	X
0	0	1	0	1	1	0	X	1	X	X	0
0	1	0	1	0	0	1	X	X	1	0	X
0	1	1	1	0	0	1	X	X	1	X	1
1	0	0	1	0	1	X	0	0	X	1	X
1	0	1	1	1	1	X	0	1	X	X	0
1	1	0	1	0	0	X	0	X	1	0	X
1	1	1	0	0	1	X	1	X	1	X	0

OUTPUT TRANSITIONS		FLIP-FLOP INPUTS	
Q _N	Q _{N+1}	J	K
0	0	0	X
0	1	1	X
1	0	X	1
1	1	X	0



STEP 4 : SIMPLIFY WITH K-MAP

→

CURRENT STATE			FF2	
A	B	C	J_A	K_A
0	0	0	1	X
0	0	1	0	X
0	1	0	1	X
0	1	1	1	X
1	0	0	X	0
1	0	1	X	0
1	1	0	X	0
1	1	1	X	1

~~000~~
~~010~~
~~110~~
~~100~~

~~010~~
~~011~~
~~110~~
~~111~~

J_A

		C	
		0	1
AB	00	1	0
	01	1	1
	11	X	X
	10	X	X

$$J_A = \bar{C} + B$$

K_A

		C	
		0	1
AB	00	X	X
	01	X	X
	11	0	1
	10	0	0

$$K_A = BC$$

STEP 4 : SIMPLIFY WITH K-MAP

CURRENT STATE			FF1	
A	B	C	J_B	K_B
0	0	0	0	X
0	0	1	1	X
0	1	0	X	1
0	1	1	X	1
1	0	0	0	X
1	0	1	1	X
1	1	0	X	1
1	1	1	X	1

J_B

		C	
		0	1
AB	00	0	1
	01	X	X
	11	X	X
	10	0	1

$J_B = C$

K_B

		C	
		0	1
AB	00	X	X
	01	1	1
	11	1	1
	10	X	X

$K_B = 1$

STEP 4 : SIMPLIFY WITH K-MAP

CURRENT STATE			FF0	
A	B	C	J_C	K_C
0	0	0	0	X
0	0	1	X	0
0	1	0	0	X
0	1	1	X	1
1	0	0	1	X
1	0	1	X	0
1	1	0	0	X
1	1	1	X	0

J_C

		C	
		0	1
AB	00	0	X
	01	0	X
	11	0	X
	10	1	X

$$J_C = \bar{A}\bar{B}$$

K_C

		C	
		0	1
AB	00	X	0
	01	X	1
	11	X	0
	10	X	0

$$K_C = \bar{A}B$$

