
CACHE COHERENCE SIMULATOR USING CONTECH

RACHEL YANOVSKY AND ASHWIN RAGHAVACHARI



WHAT WE DID

- Simulated multiprocessor snooping-based system
 - L1 4-way associative LRU cache
- MESI cache coherence protocol
- Split transaction bus
- Supports lazy optimistic transactional memory



USING CONTECH

- Tool that provides memory traces in the form of task graph
- Our simulator supports the use of barriers and basic locks
- Our simulator reads in any taskgraph

PROCESS THE MEMORY REQUEST

- Check if it is a read or a write
 - For example, a mem copy would be a read and a write
- Separate into 8 byte blocks
- Decide whether a message needs to be sent on the bus
 - Depends on what state it is in

SEND MESSAGE ON BUS

- Each core sends its current memory request to the split bus
- The bus arbitrator uses round robin to deal with bus contention
 - However memory response always gets priority
- Bus responds with an ACK when acknowledged
 - NACK sent if request table is filled, and processor must retry
- Pending requests stay in request table until fulfilled
 - Current processor continues while pending
- All other caches see this message and act accordingly based on MESI protocol

UPDATE CACHE

- At this point the processor can finally update its cache
- Puts the value in the correct cache line and sets the status (MESI)
- If an eviction had to occur it would flush to memory over the bus

TRANSACTIONAL MEMORY


- We created our own trace – mimicking the bank example from class
 - Different cores try to access the same memory address
 - All of the memory addresses in our example were on the same cache line!
- Each core saves the read and write data in a log
- Upon a commit, send all the requests on the bus
- The bus will broadcast a message and the other cores will have to restart accordingly




RESULTS


ALL USE THE SAME TASKGRAPH - CHECK OUT OUR WEBSITE FOR THE SAME ANALYSIS WITH OTHER GRAPHS









Number of messages sent on Bus





Comparing Transactional Memory to using locks





QUESTIONS?

