Lab Report 4: Design & Simulation of 1-bit adder


ECEN 454/714 2/19/2024

TA: Saichand Samudrala


Ryan Peng 631003156

1) Schematic, Layout, DRC, LVS Reports of the 1-bit adder:

a) Schematic:




b) Layout:




d)

2) Output waveforms of the INV, NAND2, XOR2, and a 1-bit adder


a) INV




b) NAND2



c) XOR2



d) 1-bit adder



3) Delay table for every layout

	Rising Delay	Falling Delay	Error %
INV	0.241	0.24152	0.216%
NAND2	0.276 ns	0.312	13.04%
XOR2	0.449346 ns	0.419116 ns	7.213%
1-bit Adder	0.612 ns	0.618 ns	0.98%

4) Power Dissipations

For VDC: Average Power = 1.8V * Average Current

For VPulse: Average Power = Average DC Voltage * Average Current

a) INV

b) NAND2


c) XOR2

d) 1-bit Adder

```
V0 (VDC): 1.8V * (-12.73E-6 A) = -22.914E-6 W
V1 (VPulse): (0.8676 V) * (363.8E-12 A) =
V2 (VPulse): (0.8676 V) * (10.75E-9 A) =
V3 (VPulse): (0.8676 V) * (-20.73E-9 A) =
```

5) Max Frequency

We achieved the maximum frequency where the output was stable at pulse width of 2ns, and period of 4ns.



The next test was at pulse width 3ns, and period of 3ns.




The graph starts to fail to reach zero and stays at about 1.8V as its amplitude throughout the graph


6) Reducing Delay

To reduce the delay, we adjusted the size of the XOR2 gate based on the results in lab 3. The results we got were the width of the PMOS is 1.2um and the width of the NMOS is 300 nm.


a) XOR2 Schematic




b) XOR2 Symbol



c) XOR2 Layout



d) XOR2 Extraction



e) XOR2 LVS

