Lab Report 2: Cadence Custom Layout: Design Rules, Extraction, and Verification

ECEN 454/714 1/29/2024

TA: Saichand Samudrala

Ryan Peng 631003156

For the NOT/inverter gate, I designed the following schematic, with a down down NMOS network and a pull up PMOS network:




Figure 1: NOT gate schematic view

Then, we created a symbol view for the symbol. I created a custom symbol in the symbol view by deleting the original bounds, and keeping the instance name, part name, and the pinout. I then created a symbol:




Figure 2: NOT gate symbol view

Afterwards, I made a layout view depicting the layers involved in the design:




Figure 3: Layout view of a NOT gate

Lastly, I extracted it to the extracted view:




Figure 4: Extracted view of the NOT gate

To verify everything worked properly, we did a LVS report:




Figure 5: LVS report of the NOT gate

NAND2:

We repeat the process for the NAND2 component:




Figure 6: Schematic view of the NAND2 gate




Figure 7: Symbol view of the NAND2 gate




Figure 8: Layout view of the NAND2 gate




Figure 9: Extracted view of the NAND2 gate




Figure 10: LVS Report for the NAND2 gate

XOR2:

Lastly, we repeated the same steps for the XOR2 gate:




Figure 11: Schematic of the XOR2 gate




Figure 12: Symbol view of the XOR2 gate




Figure 13: Layout view of the XOR2 gate




Figure 14: Extracted view of the XOR2 gate




Figure 15: LVS Report for the XOR2 gate