
Lab Report 5: Design & Simulation of 4-bit adder

ECEN 454/714 3/3/2024


TA: Saichand Samudrala

Ryan Peng 631003156


Schematic of the 4-bit adder:



Layout of the 4-bit adder



LVS Results:



For: A=0000, B=1111, Carry In=1

Waveforms:



Delay Estimate:

	Rising Delay	Falling Delay	Error %
CARRY	1.0075	1.00056	0.68883
SUM<3>	1.0059	1	0.059
SUM<2>	0.80775	0.8013	0.79851
SUM<1>	0.61394	0.6101	0.62547
SUM<0>	0.42417	0.4221	0.48801


Power:




* 1.8V = -98.028E-5

For A=1010 B=0101 Cin = 0:

Waveforms:






Delay Estimate:




	Rising Delay	Falling Delay	Error %
CARRY	0.9662	0.8743	9.511
SUM<3>	0.9507	0.1552	14
SUM<2>	0.8113	0.7607	6.652
SUM<1>	0.6172	0.6079	1.53
SUM<0>	0.42417	0.4221	0.48801



* 1.8V = -96.588E-5

For A=1010 B=0101 Cin = 1






Delay Table:

	Rising Delay	Falling Delay	Error %
CARRY	0.9634	0.8687	10.9
SUM<3>	1.0045	0.9387	7.01
SUM<2>	0.7536	0.8097	7.444
SUM<1>	0.5803	0.6105	5.204
SUM<0>	0.5056	0.5187	2.591

Power:



A=1100, B=1000, Carry In=0



Delay:

	Rising Delay	Falling Delay	Error %
CARRY	0.3597	0.3615	0.5004
SUM<3>	0.635	0.6606	4.031
SUM<2>	0.8502	0.8328	2.089
SUM<1>	0.6297	0.5918	6.404
SUM<0>	0.5716	0.51	12.078

Power:



x 1.8 = -8.6354E-5