# **CS M152A Lab 2**

## Ryan Riahi


### **Introduction**

The purpose of this laboratory was to to design and test various clock waveforms on a digital system. I used the system clock on the machine to generate various clocking systems of different frequencies and duty cycles. The modules to design will take the system clock and a reset signal as the input and output the derived clock.

### **Design Description**


The overall design of each clock is described below.

#### 4 bit counter schematic:



Clk\_div\_2, Clk\_div\_4, Clk\_div\_8, Clk\_div\_16 are all obtain by setting the to the least significant to most significant bits respectively of the counter.

The next schematic is for clk\_div\_32:




Essentially we just flip clk\_div\_32 whenever the counter overflows to 0.

For clk\_div\_28, we perform essentially the same thing except we compare the counter with the value 4'b1101 instead of 4'b0000. Additionally, when we reach this value, we reset the counter.

The same is true for clk div 5 except we use a 3 bit counter instead and compare the signal to 3'b100 and reset the counter and flip clk\_div\_5 whenever this is hit.


Lastly, the same is true for clk\_div\_100 and clk\_div\_200, except we use a 7 bit counter and when that counter is 100, we set clk\_div\_100 on and then on the next posedge we set it back to 0. Lastly, we flip clk\_div\_200 every time clk\_div\_100 is on.

Next is the schematic for the 33% duty cycle clocks and the or of them:



We essentially create two of these that trigger on different edges of the clock and then or the final outputs together.

Last but not least is the schematic for the strobe counter:




This is an 8bit counter that counts up by two except when strobe is active, in which case it will subtract by 4 instead.

### **Simulation Documentation**


In order to test my design, I ran a simulation using VISM. The simulation was run on a test bench that alternates the clk\_in value to simulate as the system clock and pass in as inputs to the various modules.

First we look at the simulation of the clk\_div\_2 module, which contains clk\_div\_2, clk\_div\_4, clk\_div\_8, and clk\_div\_16:




As can be seen, the waveforms for each clk is accurate. clk \_div\_16 is twice as large as clk\_div\_8 which is twice as large as clk\_div\_4 ...

Next we look at the simulation for clk div 28:




As can be seen, the waveforms for clk\_div\_28 is clearly a divide-by-28 clk cycle

#### Next we look at the simulation for clk div 5:




As can be seen, clk\_siv\_5 is a divide by 5 clock with a 50% duty cycle

Next we look at the simulation for clk div 32:




As can be seen, clk\_siv\_32 is a divide by 32 clock

Next we look at the simulation of the two 33% duty cycle clocks and the or of them:




As can be seen, the two 33% duty cycle clocks are active 33% of the time and are offset by one edge. The value below them, the clk\_or\_33 is a 41% duty cycle clock that is active when either 33% duty cycle clock is active.

Next we look at the clk div 200 simulation:




As can be seen, the clk\_div\_100 is only active 1% of the time, making it a 1% duty cycle clock. Then, the clk\_div\_200 is switches every time clk\_div\_100 is active, making it a 50% duty cycle clock.

Next we look at the strobe clock simulation:



As can be see, the strobe clock counts in the following manner: 0, 2, 4, 6, 1, 3, 5, 7 ...

Lastly, we will look at all of them simulated together:



### **Conclusion**

In conclusion, this lab took me some time to understand, especially in terms of the mechanics for creating the clocks. However, once that was understood, the actual programming of the clocks was not all too difficult. The main problem for me was the conceptual understanding of everything that was going on. With lots of time however, I began to understand and now I am happy to say my understanding of clocking systems has greatly increased!